Semiconductor
MSM6542-01/02/03
89
b)
IRQ FLAG
2 (D1) (Interrupt ReQuest FLAG2)
The status of this bit depends on the hardware output, low or open, from the ALARM OUT
pin for the MSM6542-03 or INTERRUPT OUT pin which uses a match with a set alarm time
as a trigger for the MSM6542-01/02. When hardware output is low, the bit is set at 1. When
it is open, the bit is set at 1.
The IRQ FLAG
2 bit is mainly used to indicate that there is an alarm timer interrupt for the
microcomputer. When the time set by alarm registers, A-S
1 to A-W, and the A-ENABLE
register expires with the D
1 (MASK2) bit of the CD register set at 0, hardware output changes
from open to low. At the same time, the IRQ FLAG
2 bit changes from 0 to 1.
When the D
3 (IT/PLS2) bit of the CD register is 1 (alarm interrupt mode), the IRQ FLAG2 bit
remains at 1 (hardware output is low) until the bit is read. When the bit is read, it is cleared.
However, when the IRQ FLAG
2 bit is read within about 122 s of occurrence of an alarm
interrupt with the D
0 (DP) bit of the CE' register set at 1, the IRQ FLAG2 bit is not cleared
immediately. It is cleared about 122
s after the interrupt occurs. When the bit is read at
least about 122
s after an interrupt occurs, it is cleared immediately.
In the alarm interrupt mode, writing 0 in the IRQ FLAG
2 bit does not clear the bit. When
another interrupt occurs with the bit set at 1, it is ignored.
When the D
3 (IT/PLS2) bit of the CD register is 0 (alarm pulse output mode), the IRQ FLAG2
bit remains at 1 (hardware output is low) until 0 is written in the bit or automatic restoration
is performed about 61
s later. When the IRQ FLAG
2 bit is read in the alarm pulse output
mode, it is not cleared.
i)
In the alarm interrupt mode (when the IT/PLS
2 bit is 1)
(i-1)
When DP is 0:
(i-2)
When DP is 1:
The IRQ FLAG2 bit is read
Alarm interrupt timing
"0"
"1"
"0"
IRQ FLAG2
IRQ FLAG0
The IRQ FLAG2 bit is read
Alarm interrupt timing
"0"
"1"
"0"
IRQ FLAG2
IRQ FLAG0
122s
"1"
Note:
When the IRQ FLAG
2 bit is read within the 122 s interval with the
MASK
1 bit set at 1, it is not cleared. The IRQ FLAG2 bit is cleared after
the 122
s interval ends.