- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45392 > MSM80C49-XXXRS (LAPIS SEMICONDUCTOR CO LTD) 8-BIT, MROM, 11 MHz, MICROCONTROLLER, PDIP40 PDF資料下載
參數(shù)資料
| 型號： | MSM80C49-XXXRS |
| 廠商： | LAPIS SEMICONDUCTOR CO LTD |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, MROM, 11 MHz, MICROCONTROLLER, PDIP40 |
| 封裝： | 0.600 INCH, 2.54 MM PITCH, PLASTIC, DIP-40 |
| 文件頁數(shù)： | 8/21頁 |
| 文件大?。?/td> | 169K |
| 代理商： | MSM80C49-XXXRS |
15/20
Semiconductor
MSM80C48/49/50, MSM80C35/39/40
output data changes from "0" to "1", thus speeding up the rise time of the output signals.
When these ports are used as input ports, the internal pull-up resistor becomes approximately
9 kW when input data is "1".
The internal pull-up resistor rises to approximately 100 kW when input data is "0".
Thus, a high noise margin can be obtained by selecting the impedance and thus the outflow
of current is minimized whenever these ports are used as output or input ports.
3.3 Clock generation control via the SS pin
When the crystal oscillator is halted in the HLTS or hardware power-down mode, the SS
pin is pulled down by a resistor of 20 to 50 kW, while its internal pull-up resistor of 200 to
500kW is isolated from VCC. When the power-down mode is cancelled, the internal resistor
of the SS pin is changed from pull-down to pull-up. Consequently, the CPU can be halted
for any period of time until the crystal oscillator resumes normal oscillation when a
capacitor is connected to the SS pin.
4.
Power-Down Mode
The MSM80C48, MSM80C49, and MSM80C50 power-down mode can be enabled in two
different ways through software by a combination of clock control and port floating
instructions, and through hardware by control of the VDD pin.
4.1 Software power-down mode
Power-down mode can be done by a combination of the following instructions.
(1) HALT (clock supply halt to control circuit)
Instruction code :
Description :
Although crystal oscillator operation is continued, the clock supply to
the CPU control circuit is halted and CPU operations are suspended.
When cancelling this software mode, restart is accomplished without
oscillator wait.
(2) HLTS (oscillation stop)
Instruction code :
Description :
The oscillator operation is halted and CPU operations are suspended. In
cancelling this power down mode, connecting a capacitor to the SS pin
enables a reasonable wait period to be accomplished before normal
operation is resumed. [Except in the case of using the RESET pin]
(3) FLT (floating P10-7, P20-7, and BP0-7)
Instruction code :
Description :
00000001
10000010
10100010
P1
P2
BP
Internal ROM mode
Floating
External ROM mode
Floating
P20-3 operation
Operation
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MSM80C51-RS | 8-BIT, MROM, 12 MHz, MICROCONTROLLER, PDIP40 |
| MSM80C51F-GS-K | 8-BIT, MROM, 12 MHz, MICROCONTROLLER, PQFP44 |
| MSM80C51-JS | 8-BIT, MROM, 12 MHz, MICROCONTROLLER, PQCC44 |
| MSM80C31-RS | 8-BIT, 12 MHz, MICROCONTROLLER, PDIP40 |
| MSM80C31F-1GS-K | 8-BIT, 16 MHz, MICROCONTROLLER, PQFP44 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MSM80C50 | 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:CMOS 8-Bit Microcontroller |
| MSM80C51F | 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:CMOS 8-Bit Microcontroller |
| MSM80C85 | 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:8-Bit CMOS MICROPROCESSOR |
| MSM80C85A-2RS | 制造商:OKI Semiconductor 功能描述:Microprocessor, 8 Bit, 40 Pin, Ceramic, DIP |
| MSM80C85AH | 制造商:OK International 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。