- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄68017 > MSM80C86A-10JS (OKI ELECTRIC INDUSTRY CO LTD) 16-BIT, 10 MHz, MICROPROCESSOR, PQCC44 PDF資料下載
參數(shù)資料
| 型號(hào)： | MSM80C86A-10JS |
| 廠(chǎng)商： | OKI ELECTRIC INDUSTRY CO LTD |
| 元件分類(lèi)： | 微控制器/微處理器 |
| 英文描述： | 16-BIT, 10 MHz, MICROPROCESSOR, PQCC44 |
| 封裝： | 0.650 X 0.650 INCH, 1.27 MM PITCH, PLASTIC, QFJ-44 |
| 文件頁(yè)數(shù)： | 17/37頁(yè) |
| 文件大小： | 266K |
| 代理商： | MSM80C86A-10JS |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)當(dāng)前第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)
24/37
Semiconductor
MSM80C86A-10RS/GS/JS
Interrupt Acknowledge
During the interrupt acknowledge sequence, further interrupts are disabled. The interrupt
enable bit is reset by any interrupt, after which the Flag register is automatically pushed onto
the stack. During the acknowledge sequence, the CPU emits the lock signal from T2 of the first
bus cycle to T2 of the second bus cycle. At second bus cycles, byte is fetched from the external
device as a vector which identified the type of interrupt. This vector is multiplied by four and
used as a interrupt pointer address. (INTR only)
The interrupt Return (IRET) instruction includes a Flag pop operation which returns the
original interrupt enable bit when it restores the Flag.
HALT
When a Halt instruction is executed, the CPU enters the Halt state. An interrupt request or
RESET will force the MSM80C86A-10 out of the Halt state.
System Timing – Minimum Mode
A bus cycle begins T1 with an ALE signal. The trailing edge of ALE is used to latch the address.
From T1 to T4 the M/IO signal indicates a memory or I/O operation. From T2 to T4, the address
data bus changes the address but to data bus.
The read (RD), write (WR) and interrupt acknowledge (INTA) signals causes the addressed
device to enable data bus. These signal becomes active at the beginning of T2 and inactive at
the beginning of T4.
System Timing – Maximum Mode
At maximum mode, the MSM82C88-2 Bus Controller is added to system. The CPU sends status
information to the Bus Controller. Bus timing signals are generated by Bus Controller. Bus
timing is almost the same as in the minimum mode.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MSM80C88A-2JS | 8-BIT, 8 MHz, MICROPROCESSOR, PQCC44 |
| MSM80C88ARS | 8-BIT, 5 MHz, MICROPROCESSOR, PDIP40 |
| MSM82C55A-2GS-VK | 24 I/O, PIA-GENERAL PURPOSE, PQFP44 |
| MSM82C59A-2GS-K | 80C85AH; 80C86A; 80C88A COMPATIBLE, INTERRUPT CONTROLLER, PDSO32 |
| MSM82C59A-2JS | 80C85AH; 80C86A; 80C88A COMPATIBLE, INTERRUPT CONTROLLER, PQCC28 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MSM80C86A-10RS | 制造商:OKI 制造商全稱(chēng):OKI electronic componets 功能描述:16-Bit CMOS MICROPROCESSOR |
| MSM80C88A-10GS | 制造商:OKI 制造商全稱(chēng):OKI electronic componets 功能描述:8-Bit CMOS MICROPROCESSOR |
| MSM80C88A-10JS | 制造商:OKI 制造商全稱(chēng):OKI electronic componets 功能描述:8-Bit CMOS MICROPROCESSOR |
| MSM80C88A-10RS | 制造商:OKI 制造商全稱(chēng):OKI electronic componets 功能描述:8-Bit CMOS MICROPROCESSOR |
| MSM80C88A2JS | 制造商:OKI 功能描述:* |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。