參數(shù)資料
型號(hào): MSM82C51A-2JS
廠商: LAPIS SEMICONDUCTOR CO LTD
元件分類: 微控制器/微處理器
英文描述: 1 CHANNEL(S), 64K bps, SERIAL COMM CONTROLLER, PQCC28
封裝: PLASTIC, QFJ-28
文件頁數(shù): 2/27頁
文件大?。?/td> 221K
代理商: MSM82C51A-2JS
9/26
Semiconductor
MSM82C51A-2RS/GS/JS
Pin Description
D0 to D7 (l/O terminal)
This is bidirectional data bus which receive control words and transmits data from the CPU and
sends status words and received data to CPU.
RESET (Input terminal)
A “High” on this input forces the MSM82C51A-2 into “reset status.”
The device waits for the writing of “mode instruction.”
The min. reset width is six clock inputs during the operating status of CLK.
CLK (Input terminal)
CLK signal is used to generate internal device timing.
CLK signal is independent of RXC or TXC.
However, the frequency of CLK must be greater than 30 times the RXC and TXC at Synchronous
mode and Asynchronous “x1” mode, and must be greater than 5 times at Asynchronous “x16”
and “x64” mode.
WR (Input terminal)
This is the “active low” input terminal which receives a signal for writing transmit data and
control words from the CPU into the MSM82C51A-2.
RD (Input terminal)
This is the “active low” input terminal which receives a signal for reading receive data and
status words from the MSM82C51A-2.
C/
D (Input terminal)
This is an input terminal which receives a signal for selecting data or command words and status
words when the MSM82C51A-2 is accessed by the CPU.
If C/D = low, data will be accessed.
If C/D = high, command word or status word will be accessed.
CS (Input terminal)
This is the “active low” input terminal which selects the MSM82C51A-2 at low level when the
CPU accesses.
Note:
The device won’t be in “standby status”; only setting CS = High.
Refer to “Explanation of Standby Status.”
TXD (output terminal)
This is an output terminal for transmitting data from which serial-converted data is sent out.
The device is in “mark status” (high level) after resetting or during a status when transmit is
disabled. It is also possible to set the device in “break status” (low level) by a command.
相關(guān)PDF資料
PDF描述
MSM82C51A-2GS-K 1 CHANNEL(S), 64K bps, SERIAL COMM CONTROLLER, PDSO32
MSM82C55A-2VJS 24 I/O, PIA-GENERAL PURPOSE, PQCC44
MSM82C55A-2RS 24 I/O, PIA-GENERAL PURPOSE, PDIP40
MSM83C154VGS 8-BIT, MROM, 12 MHz, MICROCONTROLLER, PQFP44
MSM83C154RS 8-BIT, MROM, 12 MHz, MICROCONTROLLER, PDIP40
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MSM82C51A-2RS 制造商:ROHM Semiconductor 功能描述: 制造商:ROHM Semiconductor 功能描述:USART,Programmable multifunction 制造商:ROHM Semiconductor 功能描述:USART, programmable multi-function communication interface
MSM82C53-2 GS-K 制造商:ROHM Semiconductor 功能描述:
MSM82C53-2GS 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:CMOS PROGRAMMABLE INTERVAL TIMER
MSM82C53-2JS 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:CMOS PROGRAMMABLE INTERVAL TIMER
MSM82C53-2RS 制造商:ROHM Semiconductor 功能描述: