- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376196 > MSP3405G (Electronic Theatre Controls, Inc.) MSP 34x5G Multistandard Sound Processor Family PDF資料下載
參數(shù)資料
| 型號： | MSP3405G |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | MSP 34x5G Multistandard Sound Processor Family |
| 中文描述： | 中型34x5G多標(biāo)準(zhǔn)聲音處理器系列 |
| 文件頁數(shù)： | 13/98頁 |
| 文件大小： | 1541K |
| 代理商： | MSP3405G |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁
PRELIMINARY DATA SHEET
MSP 34x5G
Micronas
13
2.6. SCART Signal Routing
2.6.1. SCART DSP In and SCART Out Select
The SCART DSP Input Select and SCART Output
Select blocks include full matrix switching facilities. To
design a TV set with two pairs of SCART-inputs and
one pair of SCART-outputs, no external switching
hardware is required. The switches are controlled by
the ACB user register (see page 34).
2.6.2. Stand-by Mode
If the MSP 34x5G is switched off by first pulling
STANDBYQ low and then (after >1
μ
s delay) switching
off DVSUP and AVSUP, but keeping AHVSUP
(
‘
Stand-by
’
-mode
), the SCART switches maintain
their position and function. This allows the copying
from selected SCART-inputs to SCART-outputs in the
TV set
’
s stand-by mode.
In case of power on or starting from stand-by (switch-
ing on the DVSUP and AVSUP, RESETQ going high
2 ms later), all internal registers except the ACB regis-
ter (page 34) are reset to the default configuration (see
Table 3
–
5 on page 18). The reset position of the ACB
register becomes active after the first I
2
C transmission
into the Baseband Processing part. By transmitting the
ACB register first, the reset state can be redefined.
2.7. I
2
S Bus Interface
The MSP 34x5G has a synchronous master/slave
input/output interface running on 32 kHz.
The interface accepts two formats:
1. I
2
S_WS changes at the word boundary
2. I
2
S_WS changes one I
2
S-clock period before the
word boundaries.
All I
2
S options are set by means of the MODUS and
the I2S_CONFIG registers.
The I
2
S bus interface consists of five pins:
–
I2S_DA_IN1, I2S_DA_IN2:
I
2
S serial data input: 16, 18....32 bits per sample
–
I2S_DA_OUT:
I
2
S serial data output: 16, 18...32 bits per sample
–
I2S_CL:
I
2
S serial clock
–
I2S_WS:
I
2
S word strobe signal defines the left and right
sample
If the MSP 34x5G serves as the master on the I
2
S
interface, the clock and word strobe lines are driven by
the IC. In this mode, only 16 or 32 bits per sample can
be selected. In slave mode, these lines are input to the
IC and the MSP clock is synchronized to 576 times the
I2S_WS rate (32 kHz). NICAM operation is not possi-
ble in slave mode.
An I
2
S timing diagram is shown in Fig. 4
–
28 on
page 63.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MSP3455G | MSP 34x5G Multistandard Sound Processor Family |
| MSP3465G | MSP 34x5G Multistandard Sound Processor Family |
| MSP3415G | MSP 34x5G Multistandard Sound Processor Family |
| MSP3425G | MSP 34x5G Multistandard Sound Processor Family |
| MSP3435G | MSP 34x5G Multistandard Sound Processor Family |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MSP3407G | 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Multistandard Sound Processor Family |
| MSP3410B | 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Multistandard Sound Processor |
| MSP3410D | 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Multistandard Sound Processors |
| MSP3410G | 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Multistandard Sound Processor Family |
| MSP3411G | 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Multistandard Sound Processor Family with Virtual Dolby Surround |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。