參數(shù)資料
型號(hào)： MSP430F4132IRGZ
廠商： TEXAS INSTRUMENTS INC
元件分類： 微控制器/微處理器
英文描述： 16-BIT, FLASH, 8 MHz, RISC MICROCONTROLLER, PQCC48
封裝： PLASTIC, MS-026, QFN-48
文件頁(yè)數(shù)： 10/82頁(yè)
文件大?。?/td> 1602K
代理商： MSP430F4132IRGZ
MSP430F41x2
MIXED SIGNAL MICROCONTROLLER
SLAS648D -- APRIL 2009 -- REVISED SEPTEMBER 2010
18
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
Timer1_A5
Timer_A5 is a 16-bit timer/counter with five capture/compare registers. Timer_A5 can support multiple
capture/compares, PWM outputs, and interval timing. Timer_A5 also has extensive interrupt capabilities.
Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare
registers.
TIMER_A5 SIGNAL CONNECTIONS
INPUT PIN NUMBER
DEVICE INPUT
MODULE
OUTPUT
OUTPUT PIN NUMBER
PM
RGZ
DEVICE INPUT
SIGNAL
MODULE
INPUT NAME
MODULE
BLOCK
OUTPUT
SIGNAL
PM
RGZ
32 -- P3.3
--
TA1CLK
TACLK
ACLK
Timer
NA
SMCLK
Timer
NA
32 -- P3.3
--
TA1CLK
TACLK
49 -- P1.4
--
TA1.0
CCI0A
49 -- P1.4
--
50 -- P1.3
--
TA1.0
CCI0B
CCR0
TA0
ADC10 (internal)
DVSS
GND
CCR0
TA0
DVCC
VCC
44 -- P5.0
--
TA1.1
CCI1A
44 -- P5.0
--
CAOUT (internal)
CCI1B
CCR1
TA1
27 -- P2.0
23 -- P2.0
DVSS
GND
CCR1
TA1
ADC10 (internal)
DVCC
VCC
35 -- P3.0
--
TA1.2
CCI2A
35 -- P3.0
--
ACLK (internal)
CCI2B
CCR2
TA2
26 -- P2.1
22 -- P2.1
DVSS
GND
CCR2
TA2
63 -- P6.0
47 -- P6.0
DVCC
VCC
34 -- P3.1
--
TA1.3
CCI3A
34 -- P3.1
--
61 -- P7.5
45 -- P7.5
TA1.3
CCI3B
CCR3
TA3
25 -- P2.2
21 -- P2.2
DVSS
GND
CCR3
TA3
61 -- P7.5
45 -- P7.5
DVCC
VCC
33 -- P3.2
--
TA1.4
CCI4A
33 -- P3.2
--
60 -- P7.4
44 -- P7.4
TA1.4
CCI4B
CCR4
TA4
24 -- P2.3
20 -- P2.3
DVSS
GND
CCR4
TA4
60 -- P7.4
44 -- P7.4
DVCC
VCC
universal serial communication interface (USCI) (USCI_A0, USCI_B0)
The USCI module is used for serial data communication. The USCI module supports synchronous
communication protocols like SPI (3 or 4 pin), I2C and asynchronous communication protocols like UART,
enhanced UART with automatic baudrate detection (LIN), and IrDA.
USCI_A0 provides support for SPI (3 or 4 pin), UART, enhanced UART, and IrDA.
USCI_B0 provides support for SPI (3 or 4 pin) and I2C.
Comparator_A+
The primary function of the comparator_A+ module is to support precision slope analog-to-digital conversions,
battery-voltage supervision, and monitoring of external analog signals.
相關(guān)PDF資料
PDF描述
MSP430F415IRTD 16-BIT, FLASH, 8 MHz, RISC MICROCONTROLLER, PQCC64
MSP430F417IRTD 16-BIT, FLASH, 8 MHz, RISC MICROCONTROLLER, PQCC64
MSP430C413IPM 16-BIT, MROM, 8 MHz, RISC MICROCONTROLLER, PQFP64
MSP430F412IRTD 16-BIT, FLASH, 8 MHz, RISC MICROCONTROLLER, PQCC64
MSP430F417IRTDT 16-BIT, FLASH, 8 MHz, RISC MICROCONTROLLER, PQCC64
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MSP430F4132IRGZR 功能描述:16位微控制器 - MCU 16B Ultra-Lo-Pwr MCU 16KB Fl,512B RAM RoHS:否 制造商:Texas Instruments 核心:RISC 處理器系列:MSP430FR572x 數(shù)據(jù)總線寬度:16 bit 最大時(shí)鐘頻率:24 MHz 程序存儲(chǔ)器大小:8 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:VQFN-40 安裝風(fēng)格:SMD/SMT
MSP430F4132IRGZT 功能描述:16位微控制器 - MCU 16B Ultra-Low-Pwr MCU,16KB Flash RoHS:否 制造商:Texas Instruments 核心:RISC 處理器系列:MSP430FR572x 數(shù)據(jù)總線寬度:16 bit 最大時(shí)鐘頻率:24 MHz 程序存儲(chǔ)器大小:8 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:VQFN-40 安裝風(fēng)格:SMD/SMT
MSP430F413CY 制造商:Texas Instruments 功能描述:MCU 16-Bit MSP430 RISC 8KB Flash 2.5V/3.3V 制造商:Texas Instruments 功能描述:- Gel-pak, waffle pack, wafer, diced wafer on film
MSP430F413IPM 功能描述:16位微控制器 - MCU 8kB Flash 256B RAM Comp/96 segment LCD RoHS:否 制造商:Texas Instruments 核心:RISC 處理器系列:MSP430FR572x 數(shù)據(jù)總線寬度:16 bit 最大時(shí)鐘頻率:24 MHz 程序存儲(chǔ)器大小:8 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:VQFN-40 安裝風(fēng)格:SMD/SMT
MSP430F413IPM 制造商:Texas Instruments 功能描述:IC FLASH LOW POWER MCU QFP64 430
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*