- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄25624 > MT80C51C-36D (ATMEL CORP) 8-BIT, MROM, 36 MHz, MICROCONTROLLER, PQFP44 PDF資料下載
參數(shù)資料
| 型號： | MT80C51C-36D |
| 廠商： | ATMEL CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, MROM, 36 MHz, MICROCONTROLLER, PQFP44 |
| 封裝： | 1 MM HEIGHT, QFP-44 |
| 文件頁數(shù)： | 29/32頁 |
| 文件大?。?/td> | 3152K |
| 代理商： | MT80C51C-36D |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁當(dāng)前第29頁第30頁第31頁第32頁
87
Atmel ATmega16/32/64/M1/C1 [DATASHEET]
7647K–AVR–12/13
Table 12-3 shows the COM0A1:0 bit functionality when the WGM01:0 bits are set to fast PWM mode.
Note:
1.
A special case occurs when OCR0A equals TOP and COM0A1 is set. In this case, the compare match is ignored,
but the set or clear is done at TOP. See Section 12.6.3 “Fast PWM Mode” on page 83 for more details.
Table 12-4 shows the COM0A1:0 bit functionality when the WGM02:0 bits are set to phase correct PWM mode.
Note:
1.
A special case occurs when OCR0A equals TOP and COM0A1 is set. In this case, the compare match is ignored,
but the set or clear is done at TOP. See Section 13.8.4 “Phase Correct PWM Mode” on page 105 for more details.
Bits 5:4 – COM0B1:0: Compare Match Output B Mode
These bits control the output compare pin (OC0B) behavior. If one or both of the COM0B1:0 bits are set, the OC0B output
overrides the normal port functionality of the I/O pin it is connected to. However, note that the data direction register (DDR) bit
corresponding to the OC0B pin must be set in order to enable the output driver.
When OC0B is connected to the pin, the function of the COM0B1:0 bits depends on the WGM02:0 bit setting. Table 12-5 shows
the COM0B1:0 bit functionality when the WGM02:0 bits are set to a normal or CTC mode (non-PWM).
Table 12-2. Compare Output Mode, non-PWM Mode
COM0A1
COM0A0
Description
0
Normal port operation, OC0A disconnected.
0
1
Toggle OC0A on compare match
1
0
Clear OC0A on compare match
1
Set OC0A on compare match
Table 12-3. Compare Output Mode, Fast PWM Mode(1)
COM0A1
COM0A0
Description
0
Normal port operation, OC0A disconnected.
0
1
WGM02 = 0: Normal port operation, OC0A disconnected.
WGM02 = 1: Toggle OC0A on compare match.
1
0
Clear OC0A on compare match, set OC0A at TOP
1
Set OC0A on compare match, clear OC0A at TOP
Table 12-4. Compare Output Mode, Phase Correct PWM Mode(1)
COM0A1
COM0A0
Description
0
Normal port operation, OC0A disconnected.
0
1
WGM02 = 0: Normal port operation, OC0A cisconnected.
WGM02 = 1: Toggle OC0A on compare match.
1
0
Clear OC0A on compare match when up-counting. Set OC0A on compare match when
down-counting.
1
Set OC0A on compare match when up-counting. Clear OC0A on compare match when
down-counting.
Table 12-5. Compare Output Mode, non-PWM Mode
COM0B1
COM0B0
Description
0
Normal port operation, OC0B disconnected.
0
1
Toggle OC0B on compare match
1
0
Clear OC0B on compare match
1
Set OC0B on compare match
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MD80C32E-16SCD | 8-BIT, 16 MHz, MICROCONTROLLER, CDIP40 |
| MD80C52CXXX-16P883D | 8-BIT, MROM, 16 MHz, MICROCONTROLLER, CDIP40 |
| MD80C32-20SC | 8-BIT, 20 MHz, MICROCONTROLLER, CDIP40 |
| MQ80C52EXXX-25SBR | 8-BIT, MROM, 25 MHz, MICROCONTROLLER, CQFP44 |
| MC80C52EXXX-30/883D | 8-BIT, MROM, 30 MHz, MICROCONTROLLER, CDIP40 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT80C51FB | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| MT80C51FB/B | 制造商:Intel 功能描述: |
| MT80GB | 制造商:Datak Corporation 功能描述: |
| MT80JSF1G72NDY-1G1F1A2 | 制造商:Micron Technology Inc 功能描述:8GB 1GX72 DDR3 SDRAM MODULE PBF DIMM 1.5V REGISTERED - Trays |
| MT80KSF1G72NDY-1G4F1A3 | 制造商:Micron Technology Inc 功能描述:8GB 1GX72 DDR3 SDRAM MODULE PBF DIMM 1.35V FULLY BUFFERED - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。