參數(shù)資料
型號: MT88E43B
廠商: Mitel Networks Corporation
英文描述: Extended Voltage Calling Number Identification Circuit (ECNIC)(擴(kuò)展電壓主叫識別電路(接收傳送的物理層信號))
中文描述: 擴(kuò)展電壓主叫號碼識別電路(ECNIC)(擴(kuò)展電壓主叫識別電路(接收傳送的物理層信號))
文件頁數(shù): 6/27頁
文件大小: 180K
代理商: MT88E43B
MT88E43B
Preliminary Information
58
present detect time (refer to timing between ESt, St/
GT and StD in Figures 17 and 20).
The total tone absent time is t
ABS
= t
GA
+ t
DA
, where
t
GA
is the tone absent guard time and t
DA
is the tone
absent detect time (refer to timing between ESt, St/
GT and StD in Figures 17 and 20).
Bellcore states that it is desirable to be able to turn
off CAS detection for an off-hook capable CPE. The
disable switch allows the subscriber who disconnects
a service that relies on CAS detection (e.g., CIDCW)
but retains the CPE, to turn off the detector and not
be bothered by false detection.
When SW1 in Figure 4 is in the B position the guard
time circuit is disabled. The detector will still process
CAS/Alerting tones but the MT88E43B will not signal
their presence by ensuring that StD is low.
BT specifies that the idle state tone alert signal
recognition time should not be less than 20ms when
both tones are used for detection. That is, both tones
must be detected together for at least 20ms before
the signal can be declared valid. This requirement
can be met by setting the t
GP
(refer to Figure 5) to at
least 20ms.
BT also specifies that the TE is required to apply a
DC wetting pulse and an AC load 15-25ms after the
end of the alerting signal. If t
ABS
=t
DA
+t
GA
is 15 to
25ms, the DC current wetting pulse and the AC load
can both be applied at the falling edge of StD. The
maximum
t
DA
is 8ms so t
GA
should be 15-17ms.
Therefore, t
GP
must be greater than t
GA
. Figure 5(a)
shows a possible implementation. The values in
Figures 9 and 11 (R2=R3=422K, C=0.1
μ
F) will meet
the BT timing requirements.
Figure 4 - Guard Time Circuit Operation
Figure 5 - Guard Time Circuits with
Unequal Times
Input Configuration
The MT88E43B provides an input arrangement
comprised of an operational amplifier, and a bias
source (V
Ref
) which is used to bias the opamp inputs
at V
DD
/2
. The feedback resistor at the opamp output
(GS) can be used to adjust the gain. In a
single-ended configuration, the opamp is connected
as shown in Figure 6. For a differential input
configuration, Figure 7 shows the necessary
connections.
Figure 6 - Single-Ended Input
Configuration
+
-
V
ESt
St/GT
V
DD
StD
= V
SS
Both tones detected
From
detector
C
R
Q1
Q2
MT88E43B
Comparator
P
N
V
SS
SW1
B
A
(b) t
GP
< t
GA
t
GP
= R
P
C ln [(V
DD
-V
D
(R
P
/R2))/(V
DD
-V
TGt
-V
D
(R
P
/R2))]
t
GA
= R1C ln (V
DD
/V
TGt
)
R
P
= R1R2/(R1+R2)
(a) t
GP
> t
GA
t
GP
= R1C ln [V
DD
/(V
DD
-V
TGt
)]
t
GA
= R
P
C ln [(V
DD
-V
D
(R
P
/R2))/(V
TGt
-V
D
(R
P
/R2))]
R
P
= R1R2/(R1+R2)
MT88E43B
V
DD
St/GT
ESt
R1
R2
C
V
D
=diode forward voltage
V
DD
St/GT
ESt
R1
R2
C
V
D
=diode forward voltage
MT88E43B
C
R
IN
IN+
IN-
GS
V
Ref
Voltage Gain
(A
V
) = R
F
/ R
IN
R
F
相關(guān)PDF資料
PDF描述
MT88L85 3V Integrated DTMFTransceiver with Power Down & Adaptive Micro Interface
MT88L85AE 3V Integrated DTMFTransceiver with Power Down & Adaptive Micro Interface
MT88L85AN 3V Integrated DTMFTransceiver with Power Down & Adaptive Micro Interface
MT88L85AP 3V Integrated DTMFTransceiver with Power Down & Adaptive Micro Interface
MT88L89 3V Integrated DTMFTransceiver with Adaptive Micro Interface
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT88E43BE 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Extended Voltage Calling Number Identification Circuit 2
MT88E43BS 制造商:Microsemi Corporation 功能描述:
MT88E43BS1 制造商:Microsemi Corporation 功能描述:CALLER ID CMOS 3.58MHZ 3.3V/5V 24SOIC - Rail/Tube 制造商:Microsemi Corporation 功能描述:CALLING NUMBER ID CIRCUIT 2
MT88E43BSR 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Extended Voltage Calling Number Identification Circuit 2
MT88E43BSR1 制造商:Microsemi Corporation 功能描述:CALLER ID CMOS 3.58MHZ 3.3V/5V 24SOIC - Tape and Reel 制造商:Microsemi Corporation 功能描述:PB FREE CALLING NUMBER ID CIRCUIT 2