- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383644 > MT9042C (Mitel Networks Corporation) Multitrunk System Synchronizer(多中繼系統(tǒng)同步裝置) PDF資料下載
參數(shù)資料
| 型號： | MT9042C |
| 廠商： | Mitel Networks Corporation |
| 英文描述： | Multitrunk System Synchronizer(多中繼系統(tǒng)同步裝置) |
| 中文描述： | Multitrunk系統(tǒng)同步器（多中繼系統(tǒng)同步裝置） |
| 文件頁數(shù)： | 6/28頁 |
| 文件大?。?/td> | 126K |
| 代理商： | MT9042C |
第1頁第2頁第3頁第4頁第5頁當(dāng)前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
MT9042C
6
Digitally Controlled Oscillator (DCO) - the DCO
receives the limited and filtered signal from the Loop
FIlter,
and
based
on
corresponding
digital
synchronization method of the DCO is dependent on
the state of the MT9042C.
its
output
value,
generates
signal.
a
The
In Normal Mode, the DCO provides an output signal
which is frequency and phase locked to the selected
input reference signal.
In Holdover Mode, the DCO is free running at a
frequency equal to the last (less 30ms to 60ms)
frequency the DCO was generating while in Normal
Mode.
In Freerun Mode, the DCO is free running with an
accuracy equal to the accuracy of the OSCi 20MHz
source.
Output Interface Circuit
The output of the DCO (DPLL) is used by the Output
Interface Circuit to provide the output signals shown
in Figure 5. The Output Interface Circuit uses two
Tapped Delay Lines followed by a T1 Divider Circuit
and an E1 Divider Circuit to generate the required
output signals.
Figure 5 - Output Interface Circuit Block
Diagram
Two tapped delay lines are used to generate a
16.384MHz signal and a 12.352MHz signal.
The E1 Divider Circuit uses the 16.384MHz signal to
generate four clock outputs and three frame pulse
outputs.
The C8o, C4o and C2o clocks are
generated by simply dividing the C16o clock by two,
four and eight respectively.
nominal 50% duty cycle.
These outputs have a
The T1 Divider Circuit uses the 12.384MHz signal to
generate two clock outputs.
generated by dividing the internal C12 clock by four
and eight respectively.
nominal 50% duty cycle.
C1.5o and C3o are
These outputs have a
The frame pulse outputs (F0o, F8o, F16o) are
generated directly from the C16 clock.
The T1 and E1 signals are generated from a
common DPLL signal.
outputs C1.5o, C3o, C2o, C4o, C8o, C16o, F0o and
F16o are locked to one another for all operating
states, and are also locked to the selected input
reference in Normal Mode. See Figures 20 & 21.
Consequently, the clock
All frame pulse and clock outputs have limited driving
capability, and should be buffered when driving high
capacitance (e.g., 30pF) loads.
Input Impairment Monitor
This circuit monitors the input signal to the DPLL and
automatically
enables
(Auto-Holdover) when the frequency of the incoming
signal is outside the auto-holdover capture range (See
AC Electrical Characteristics - Performance).
includes a complete loss of incoming signal, or a large
frequency shift in the incoming signal.
incoming signal returns to normal, the DPLL is
returned to Normal Mode with the output signal locked
to the input signal.
The holdover output signal is
based on the incoming signal 30ms minimum to 60ms
prior to entering the Holdover Mode. The amount of
phase drift while in holdover is negligible because the
Holdover Mode is very accurate (e.g.,
±
0.05ppm). The
the Auto-Holdover circuit does not use TIE correction.
Consequently, the phase delay between the input and
output after switching back to Normal Mode is
preserved (is the same as just prior to the switch to
Auto-Holdover).
the
Holdover
Mode
This
When the
Automatic/Manual Control State Machine
The Automatic/Manual Control State Machine allows
the MT9042C to be controlled automatically (i.e.,
LOS1, LOS2 and GTi signals) or controlled manually
(i.e., MS1, MS2, GTi and RSEL signals).
manual control a single mode of operation (i.e.,
Normal, Holdover and Freerun) is selected. Under
automatic control the state of the LOS1, LOS2 and
GTi signals determines the sequence of modes that
the MT9042C will follow.
With
As shown in Figure 1, this state machine controls the
Reference Select MUX, the TIE Corrector Circuit, the
Tapped
Delay
Line
From
DPLL
Tapped
Delay
Line
T1 Divider
E1 Divider
16MHz
12MHz
C3o
C1.5o
C2o
C4o
C8o
C16o
F0o
F8o
F16o
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT9043 | T1/E1 System Synchronizer(T1/E1 系統(tǒng)同步裝置（由一個數(shù)字鎖相環(huán)組成）) |
| MT9044 | T1/E1/OC3 System Synchronizer(T1/E1/OC3 系統(tǒng)同步裝置（由一個數(shù)字鎖相環(huán)組成）) |
| MT90500 | Multi-Channel ATM AAL1 SAR(多通道 ATM AAL1分段及重組設(shè)備（基于通訊總線的系統(tǒng)與ATM網(wǎng)絡(luò)的接口）) |
| MT90500 | Multi-Channel ATM AAL1 SAR |
| MT90500AL | Multi-Channel ATM AAL1 SAR |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT9042CP | 制造商:Microsemi Corporation 功能描述: 制造商:Mitel Networks Corporation 功能描述: |
| MT9042CP1 | 制造商:Microsemi Corporation 功能描述:SYNCHRONIZER 28PLCC - Rail/Tube 制造商:Microsemi Corporation 功能描述:PB FREE MULTITRUNK SYSTEM SYNCHRONIZER 制造商:Zarlink Semiconductor Inc 功能描述:SYNCHRONIZER 28PLCC - Rail/Tube 制造商:Zarlink Semiconductor Inc 功能描述:PB FREE MULTITRUNK SYSTEM SYNCHRONIZER |
| MT9042CPR1 | 制造商:Microsemi Corporation 功能描述:SYNCHRONIZER 28PLCC - Tape and Reel 制造商:Zarlink Semiconductor Inc 功能描述:SYNCHRONIZER 28PLCC - Tape and Reel |
| MT9043 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:T1/E1 System Synchronizer |
| MT9043AN | 制造商:Microsemi Corporation 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。