參數(shù)資料
型號： MT9161BS
廠商： Mitel Networks Corporation
元件分類： Codec
英文描述： ISO2-CMOS 5 Volt Multi-Featured Codec (MFC)
中文描述： ISO2 - 5伏的CMOS多精選編解碼器（MFC）中
文件頁數(shù)： 13/30頁
文件大小： 154K
代理商： MT9161BS
MT9160B/61B
Advance Information
91
PDFDI
PDDR
When high, the FDI PLA and the Filter/Codec are powered down. When low, the FDI is active (default).
When high, the ear driver and Filter/Codec are powered down. In addition, in ST-BUS mode, the selected output
channel is tri-stated. In SSI mode the PCM output code will be -zero code during the valid strobe period. The output will
be tri-stated outside of the valid strobe and for the whole frame if no strobe is supplied. When low, the driver and Filter/
Codec are active if PDFDI is low (default).
When high, a software reset occurs performing the same function as the hardware reset (PWRST) except that the Rst
bit remains high and device remains powered up. A software reset can be removed only by writing this bit low or by
means of a hardware reset (PWRST). This bit is useful for quickly programming the Registers to the default Power
Reset Values. When this bit is low, the reset condition is removed allowing the registers to be modified.
When high the transmit PCM stream is interrupted and replaced with quiet code; thus forcing the output code into a
mute state (only the output code is muted, the transmit microphone and transmit Filter/Codec are still functional). When
low the full transmit path functions normally (default).
When high the received PCM stream is interrupted and replaced with quiet code; thus forcing the receive path into a
mute state. When low the full receive path functions normally (default).
When high, the transmit B2 channel is functional in ST-BUS mode. When low, the transmit B1 channel is functional in
ST-BUS mode. Not used in SSI mode.
When high, the receive B2 channel is functional in ST-BUS mode. When low, the receive B1 channel is functional in
ST-BUS mode. Not used in SSI mode.
Rst
TxMute
RxMute
TxBsel
RxBsel
Control Register 1
ADDRESS = 03h WRITE/READ VERIFY
Power Reset Value
0000 0000
7
6
5
4
3
2
1
0
PDFDI PDDR
TxBsel RxBsel
Rst
_
TxMute RxMute
CEn
When high, data written into the C-Channel register (address 05h) is transmitted during channel 1 on DSTo. When
low, the channel 1 timeslot is tri-stated on DSTo. Channel 1 data received on DSTi is read via the C-Channel
register (address 05h) regardless of the state of CEn. This control bit has significance only for ST-BUS operation
and is ignored for SSI operation.
When high, data written into the D-Channel Register (address 06h) is transmitted (2 bits/frame) during channel 0
on DSTo. The remaining six bits of the D-Channel carry no information. When low, the channel 0 timeslot is
completely tri-stated on DSTo. Channel 0 data received on DSTi is read via the D-Channel register regardless of
the state of DEN. This control bit has significance only for ST-BUS mode and is ignored for SSI operation.
When high, D-channel operates at 8kb/s. When low, D-channel operates at 16kb/s (default).
When high, A-Law encoding/decoding is selected for the MT9160B/61B. When low,
μ
-Law encoding/decoding is
selected.
When high, sign-magnitude code assignment is selected for the Codec input/output. When low, ITU-T code
assignment is selected for the Codec input/output; true sign, inverted magnitude (
μ
-Law) or true sign, alternate
digit inversion (A-Law).
DEn
D8
A/
μ
Smag/ITU-T
CSL
2
CSL
1
CSL
0
Bit Clock rate (kHz)
CLOCKin (kHz)
Mode
1
1
1
N/A
4096
ST-BUS
1
0
0
128
4096
SSI
1
0
1
256
4096
SSI
0
0
0
512
512
SSI
0
0
1
1536
1536
SSI
0
1
0
2048
2048
SSI (default)
0
1
1
4096
4096
SSI
Control Register 2
ADDRESS = 04h WRITE/READ VERIFY
Power Reset Value
0000 0010
7
6
5
4
3
2
1
0
CEn
DEn
CSL
1
CSL
0
D8
A/
μ
CSL
2
Smag/
ITU-T
Note: Bits marked "-" are reserved bits and should be written with logic "0"
相關(guān)PDF資料
PDF描述
MT9160B 5 Volt Multi-Featured Codec (MFC)(5V 多特性編解碼器)
MT9161B 5 Volt Multi-Featured Codec (MFC)(5V 多特性編解碼器)
MT9162 ISO2-CMOS 5 Volt Single Rail Codec
MT9171 Digital Subscriber Interface Circuit with RxSB(數(shù)字用戶接口電路（帶接收同步位）)
MT9172 Digital Network Interface Circuit with RxSB(數(shù)字網(wǎng)絡(luò)接口電路（帶接收同步位）)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT9162 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:5 Volt Single Rail Codec
MT9162AE 制造商:Microsemi Corporation 功能描述:CODEC 20PDIP - Rail/Tube
MT9162AN 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:5 Volt Single Rail Codec
MT9162AN1 制造商:Microsemi Corporation 功能描述:CODEC A/ULAW 5V SSOP 制造商:Microsemi Corporation 功能描述:CODEC 20SSOP - Rail/Tube 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC CODEC MFC 5V 20SSOP
MT9162AS 制造商:Microsemi Corporation 功能描述:CODEC 20SOIC W - Rail/Tube 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC CODEC MFC 5V 20SOIC 制造商:Microsemi Corporation 功能描述:IC CODEC MFC 5V 20SOIC
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*