參數(shù)資料
型號(hào): MT9173AE1
廠商: ZARLINK SEMICONDUCTOR INC
元件分類: 數(shù)字傳輸電路
英文描述: Digital Subscriber Interface Circuit with RxSB Digital Network Interface Circuit with RxSB
中文描述: DATACOM, DIGITAL SLIC, PDIP24
封裝: 0.300 INCH, LEAD FREE, PLASTIC, MS-001, DIP-24
文件頁數(shù): 7/28頁
文件大?。?/td> 613K
代理商: MT9173AE1
MT9173/74
Data Sheet
7
Zarlink Semiconductor Inc.
The composite transmit and receive signal is received at L
IN
.
On entering the DNIC this signal passes through a
Precanceller which is a summing amplifier and lowpass filter that partially cancels the near-end signal and provides
first order antialiasing for the received signal. Internal, partial cancellation of the near end signal may be disabled by
holding the Precan pin high. This mode simplifies the design of external line transceivers used for loop extension
applications. The Precan pin features an internal pull-down which allows this pin to be left unconnected in
applications where this function is not required. The resultant signal passes through a receive filter to bandlimit and
equalize it. At this point, the echo estimate from the echo canceller is subtracted from the precancelled received
signal. This difference signal is then input to the echo canceller as an error signal and also squared up by a
comparator and passed to the biphase receiver. Within the echo canceller, the sign of this error signal is
determined. Depending on the sign, the echo estimate is either incremented or decremented and this new estimate
is stored back in RAM.
The timebase in both SLV and MAS modes (generated internally in SLV mode and externally in MAS mode) is
phase-locked to the received data stream. This phase-locked clock operates the Biphase Decoder, Descrambler
and Deprescrambler in MAS mode and the entire chip in SLV mode. The Biphase Decoder decodes the received
encoded bit stream resulting in the original NRZ data which is passed onto the Descrambler and Deprescrambler
where the data is restored to its original content by performing the reverse polynomials. The SYNC bits are
extracted and the Receive Interface separates the channels and outputs them to the proper ports in the proper
channel times. The destination of the various channels is the same as that received on the input DV and CD ports.
相關(guān)PDF資料
PDF描述
MT9196AE1 Integrated Digital Phone Circuit (IDPC)
MT92220 1023 Channel Voice Over IP/AAL2 Processor
MT9300B Multi-Channel Voice Echo Canceller
MT9300BL Multi-Channel Voice Echo Canceller
MT9300BV Multi-Channel Voice Echo Canceller
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT9173AN 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:Digital Subscriber Interface Circuit with RxSB
MT9173AN1 制造商:Microsemi Corporation 功能描述:PB FREE DNIC 1.5UM 制造商:Microsemi Corporation 功能描述:DGTL INTRFC CIRCUIT 24SSOP - Rail/Tube 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC SUBSCRIBER NETWRK DSIC 24SSOP 制造商:Microsemi Corporation 功能描述:IC SUBSCRIBER NETWRK DSIC 24SSOP
MT9173ANR1 制造商:Microsemi Corporation 功能描述:DGTL INTRFC CIRCUIT 24SSOP - Tape and Reel 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC SUBSCRIBER NETWRK DSIC 24SSOP 制造商:Microsemi Corporation 功能描述:IC SUBSCRIBER NETWRK DSIC 24SSOP
MT9173AP 制造商:Microsemi Corporation 功能描述:DGTL INTRFC CIRCUIT 28PLCC - Rail/Tube
MT9173AP1 制造商:Microsemi Corporation 功能描述:DGTL INTRFC CIRCUIT 28PLCC - Rail/Tube