- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383646 > MT933 (Mitel Networks Corporation) () PDF資料下載
參數(shù)資料
| 型號(hào)： | MT933 |
| 廠商： | Mitel Networks Corporation |
| 英文描述： | () |
| 中文描述： | （） |
| 文件頁數(shù)： | 1/6頁 |
| 文件大?。?/td> | 38K |
| 代理商： | MT933 |
1
Contents
1.0 Overview
2.0 MT933 Interface Connections
2.1 MT9333 to MAC Layer
2.2 MT9333 to Network
3.0 CardBus Applications
4.0 Power Supply Decoupling
5.0 Power Planes
6.0 Further Recommendations
1.0
Overview
This document provides a description of PCB layout
considerations for the MT933 Physical Layer Device
for Ethernet 10BASE-T and 100BASE-TX. The
objective of the document is to help you successfully
implement the MT933 in your high speed network
design application. While these recommendations
result from successful designs in our labs, there are
numerous ways to implement successful high speed
designs. Because of the sensitivity of high speed
circuitry, all connections to MT933 should be routed
with care.
2.0
MT933 Interface Connections
2.1
MT933 to MAC Layer
The MT933 has two distinct interfaces. One interface
is the Media Independent Interface (MII). It provides
connections to a device providing the MAC Layer
functions as outlined in the 802.3u specification. The
standard Mll interface helps ensure interoperability
between products among various MAC vendors.
Careful attention is necessary when routing clock
signals in order to help reduce skew, noise and the
potential for cross-talk. It is recommended to keep
clock lines as short as possible with a minimum.050
inch spacing from other signals. The clock signals
should be routed first in order to help maintain the
necessary spacing. It is also recommended to avoid
routing clock lines directly underneath the device.
The clock and data signals within the Mll interface
should be kept short as possible, similar in length,
and have common characteristics. This is necessary
as each line is sampled by their respective clocks.
2.2
MT933 to Network
The second interface connects the MT933 to the
RJ45 connector via the magnetic. This area is
especially sensitive. Two pairs of differential Analog
signals (RXIP/N & TXOP/N) make up this interface.
Please be aware of the following points when
designing this interface.
AN5183
ISSUE 2
June 2000
MSAN-182
Layout Information for the MT933
10/100 Mbps Ethernet Transceiver
Application Note
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT93L16 | Low-Voltage Acoustic Echo Canceller(低電壓回聲消除器) |
| MTD2955V-1 | 30V N-Channel PowerTrench MOSFET |
| MTD2955V-1G | 30V N-Channel PowerTrench MOSFET |
| MTD2955VG | 30V N-Channel PowerTrench MOSFET |
| MTD2955VT4 | 30V N-Channel PowerTrench MOSFET |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT933CG | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:3.3V 10/100 Fast Ethernet Transceiver to MII |
| MT933TP1N | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:3.3V 10/100 Fast Ethernet Transceiver to MII |
| MT938T17K26S001 | 制造商:Matrix 功能描述:Connector |
| MT938T17K26S-001 | 制造商:Matrix 功能描述:Connector |
| MT93L00A | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Multi-Channel Voice Echo Canceller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。