參數(shù)資料
型號(hào)： NBC12430
廠商： ON SEMICONDUCTOR
英文描述： 3.3V/5V Programmable PLL Synthesized Clock Generator(3.3V/5V可編程PLL合成時(shí)鐘發(fā)生器)
中文描述： 3.3V/5V的可編程鎖相環(huán)路合成時(shí)鐘發(fā)生器（3.3V/5V的可編程PLL頻率合成時(shí)鐘發(fā)生器）
文件頁(yè)數(shù)： 9/20頁(yè)
文件大小： 203K
代理商： NBC12430
NBC12430, NBC12430A
http://onsemi.com
9
PROGRAMMING INTERFACE
Programming the NBC12430 and NBC12430A is
accomplished by properly configuring the internal dividers
to produce the desired frequency at the outputs. The output
frequency can by represented by this formula:
FOUT
((FXTALorFREF_EXT)
16)
2M
N
(eq. 1)
where F
XTAL
is the crystal frequency, M is the loop divider
modulus, and N is the output divider modulus. Note that it
is possible to select values of M such that the PLL is unable
to achieve loop lock. To avoid this, always make sure that M
is selected to be 200
≤
M
≤
400 for a 16 MHz input reference.
Assuming that a 16 MHz reference frequency is used the
above equation reduces to:
FOUT
2M
N
(eq. 2)
Substituting the four values for N (1, 2, 4, 8) yields:
Table 4. Programmable Output Divider Function Table
N1
N0
N
Divider
F
OUT
Output
Frequency
Range (MHz)*
F
OUT
Step
1
1
1
M
2
400-800
2 MHz
0
0
2
M
200-400
1 MHz
0
1
4
M
2
100-200
500 kHz
1
0
8
M
4
50-100
250 kHz
*For crystal frequency of 16 MHz.
The user can identify the proper M and N values for the
desired frequency from the above equations. The four output
frequency ranges established by N are 400-800 MHz,
200-400 MHz, 100-200 MHz and 50-100 MHz, respectively.
From these ranges, the user will establish the value of N
required. The value of M can then be calculated based on
equation 1. For example, if an output frequency of 131 MHz
was desired, the following steps would be taken to identify the
appropriate M and N values. 131 MHz falls within the
frequency range set by an N value of 4; thus, N [1:0] = 01.
For N = 4, F
OUT
= M
÷
2 and M = 2 x F
OUT
. Therefore,
M = 131 x 2 = 262, so M[8:0] = 100000110. Following this
same procedure, a user can generate any whole frequency
desired between 50 and 800 MHz. Note that for N > 2,
fractional values of F
OUT
can be realized. The size of the
programmable frequency steps (and thus, the indicator of the
fractional output frequencies achievable) will be equal to
F
XTAL
÷
16
÷
N.
For input reference frequencies other than 16 MHz, see
Table 5, which shows the usable VCO frequency and M
divider range.
The input frequency and the selection of the feedback
divider M is limited by the VCO frequency range and
F
XTAL
. M must be configured to match the VCO frequency
range of 400 to 800 MHz in order to achieve stable PLL
operation.
Mmin
Mmax
fVCOmin
fVCOmax
2(fXTAL
2(fXTAL
16)and
(eq. 3)
16)
(eq. 4)
The value for M falls within the constraints set for PLL
stability. If the value for M fell outside of the valid range, a
different N value would be selected to move M in the
appropriate direction.
The M and N counters can be loaded either through a
parallel or serial interface. The parallel interface is
controlled via the P_LOAD signal such that a LOW to HIGH
transition will latch the information present on the M[8:0]
and N[1:0] inputs into the M and N counters. When the
P_LOAD signal is LOW, the input latches will be
transparent and any changes on the M[8:0] and N[1:0] inputs
will affect the F
OUT
output pair. To use the serial port, the
S_CLOCK signal samples the information on the S_DATA
line and loads it into a 14 bit shift register. Note that the
P_LOAD signal must be HIGH for the serial load operation
to function. The Test register is loaded with the first three
bits, the N register with the next two, and the M register with
the final nine bits of the data stream on the S_DATA input.
For each register, the most significant bit is loaded first (T2,
N1, and M8). A pulse on the S_LOAD pin after the shift
register is fully loaded will transfer the divide values into the
counters. The HIGH to LOW transition on the S_LOAD
input will latch the new divide values into the counters.
Figures 5 and 6 illustrate the timing diagram for both a
parallel and a serial load of the device synthesizer.
M[8:0] and N[1:0] are normally specified once at
power-up through the parallel interface, and then possibly
again through the serial interface. This approach allows the
application to come up at one frequency and then change or
fine-tune the clock as the ability to control the serial
interface becomes available.
The TEST output provides visibility for one of the several
internal nodes as determined by the T[2:0] bits in the serial
configuration stream. It is not configurable through the
parallel interface. The T2, T1, and T0 control bits are preset
to `000' when P_LOAD is LOW so that the PECL F
OUT
outputs are as jitter-free as possible. Any active signal on the
TEST output pin will have detrimental affects on the jitter
of the PECL output pair. In normal operations, jitter
specifications are only guaranteed if the TEST output is
static. The serial configuration port can be used to select one
of the alternate functions for this pin.
相關(guān)PDF資料
PDF描述
NBC12430A 3.3V/5V Programmable PLL Synthesized Clock Generator(3.3V/5V可編程PLL合成時(shí)鐘發(fā)生器)
NBC12439A 3.3V/5V Programmable PLL Synthesized Clock Generator(3.3V/5V可編程PLL合成時(shí)鐘發(fā)生器)
NBC12439 3.3V/5V Programmable PLL Synthesized Clock Generator(3.3V/5V可編程PLL合成時(shí)鐘發(fā)生器)
NBSG11BA 2.5V/3.3VSiGe 1:2 Differential Clock Driver with RSECL* Outputs
NBSG11BAEVB 2.5V/3.3VSiGe 1:2 Differential Clock Driver with RSECL* Outputs
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
NBC12430/D 制造商:未知廠家 制造商全稱:未知廠家 功能描述:3.3 V/5V Programmable PLL Synthesized Clock Generator
NBC12430_06 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:3.3V/5V Programmable PLL Synthesized Clock Generator
NBC12430A 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:3.3V/5VProgrammable PLL Synthesized Clock Generator
NBC12430AFA 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 3.3V/5V Programmable RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
NBC12430AFAG 功能描述:鎖相環(huán) - PLL 3.3V/5V Programmable PLL Clock Generator RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*