參數(shù)資料
型號: NBSG16VSMN
廠商: ON Semiconductor
文件頁數(shù): 1/14頁
文件大?。?/td> 0K
描述: IC RCVR/DRIVER SIGE DIFF 16QFN
產(chǎn)品變化通告: Revision of Device Specifications 02/Oct/2008
LTB Notification 06/Feb/2008
標(biāo)準(zhǔn)包裝: 123
類型: 收發(fā)器
應(yīng)用: 儀表
安裝類型: 表面貼裝
封裝/外殼: 16-VFQFN 裸露焊盤
供應(yīng)商設(shè)備封裝: 16-QFN(3x3)
包裝: 管件
其它名稱: NBSG16VSMNOS
Semiconductor Components Industries, LLC, 2008
September, 2008 Rev. 12
1
Publication Order Number:
NBSG16VS/D
NBSG16VS
2.5V/3.3VSiGe Differential
Receiver/Driver with
Variable Output Swing
Description
The NBSG16VS is a differential receiver/driver targeted for high
frequency applications that require variable output swing. The device
is functionally equivalent to the EP16VS device with much higher
bandwidth and lower EMI capabilities. This device may be used for
applications driving VCSEL lasers.
Inputs incorporate internal 50
W termination resistors and accept
NECL (Negative ECL), PECL (Positive ECL), LVTTL, LVCMOS,
CML, or LVDS. The output amplitude is varied by applying a voltage
to the VCTRL input pin. Outputs are variable swing ECL from 100 mV
to 750 mV amplitude, optimized for operation from
VCC VEE = 3.0 V to 3.465 V.
The VBB and VMM pins are internally generated voltage supplies
available to this device only. The VBB is used as a reference voltage
for singleended NECL or PECL inputs and the VMM pin is used as a
reference voltage for LVCMOS inputs. For singleended input
operation, the unused complementary differential input is connected to
VBB or VMM as a switching reference voltage. VBB or VMM may also
rebias ACcoupled inputs. When used, decouple VBB and VMM via a
0.01
mF capacitor and limit current sourcing or sinking to 0.5 mA.
When not used, VBB and VMM outputs should be left open.
Features
Maximum Input Clock Frequency up to 12 GHz Typical
Maximum Input Data Rate up to 12 Gb/s Typical
40 ps Typical Rise and Fall Times (VCTRL = VCC 1 V)
120 ps Typical Propagation Delay (VCTRL = VCC 1 V)
Variable Swing PECL Output with Operating Range: VCC = 2.375 V to
3.465 V with VEE = 0 V
Variable Swing NECL Output with NECL Inputs with
Operating Range: VCC = 0 V with VEE = 2.375 V to 3.465 V
Output Level (100 mV to 750 mV PeaktoPeak Output;
VCC VEE = 3.0 V to 3.465 V), Differential Output Only
50 W Internal Input Termination Resistors
Compatible with Existing 2.5 V/3.3 V EP Devices
VBB and VMM Reference Voltage Output
PbFree Packages are Available
A
= Assembly Location
L
= Wafer Lot
Y
= Year
W
= Work Week
G
= PbFree Package
FCBGA16
BA SUFFIX
CASE 489
MARKING DIAGRAMS*
QFN16
MN SUFFIX
CASE 485G
http://onsemi.com
*For additional marking information, refer to
Application Note AND8002/D.
See detailed ordering and shipping information in the package
dimensions section on page 12 of this data sheet.
ORDERING INFORMATION
(Note: Microdot may be in either location)
SGS
16
ALYWG
G
16
SG
16VS
ALYWG
G
1
相關(guān)PDF資料
PDF描述
AMC40DREF-S13 CONN EDGECARD 80POS .100 EXTEND
RBB80DHAR CONN EDGECARD 160PS R/A .050 DIP
LFEC33E-4FN484C IC FPGA 32.8KLUTS 484FPBGA
ACE50DHHT CONN EDGECARD 100POS 1MM DIP SLD
AMC30DRTI CONN EDGECARD 60POS .100 DIP SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
NBSG16VSMNG 功能描述:緩沖器和線路驅(qū)動器 2.5V/3.3V SiGe Diff w/Variable Output RoHS:否 制造商:Micrel 輸入線路數(shù)量:1 輸出線路數(shù)量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel
NBSG16VSMNHTBG 功能描述:緩沖器和線路驅(qū)動器 BBG 2.5V/3.3V SIGE DIFF RoHS:否 制造商:Micrel 輸入線路數(shù)量:1 輸出線路數(shù)量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel
NBSG16VSMNR2 功能描述:緩沖器和線路驅(qū)動器 2.5V/3.3V SiGe Diff RoHS:否 制造商:Micrel 輸入線路數(shù)量:1 輸出線路數(shù)量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel
NBSG16VSMNR2G 功能描述:緩沖器和線路驅(qū)動器 2.5V/3.3V SiGe Diff w/Variable Output RoHS:否 制造商:Micrel 輸入線路數(shù)量:1 輸出線路數(shù)量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel
NBSG53A 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:2.5V/3.3V SiGe Selectable Differential Clock and Data D Flip-Flop/Clock Divider with Reset and OLS