- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄361102 > NCP5306 (ON SEMICONDUCTOR) Three−Phase VRM 9.0 Buck Controller PDF資料下載
參數(shù)資料
| 型號(hào)： | NCP5306 |
| 廠商： | ON SEMICONDUCTOR |
| 英文描述： | Three−Phase VRM 9.0 Buck Controller |
| 文件頁(yè)數(shù)： | 15/24頁(yè) |
| 文件大小： | 879K |
| 代理商： | NCP5306 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)當(dāng)前第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)
NCP5306
http://onsemi.com
15
PWRGD
low
ééé
ééé
V
LOWER
ééé
ééé
1.975 V
V
OUT
HIGH
LOW
PWRGD
5%
+5%
5%
+5%
Figure 19. PWRGD Assertion Window
PWRGD
low
PWRGD
high
Figure 20. Adjusting the PWRGD Threshold
V
OUT
R1
R2
PWRGDS
Since the internally
set thresholds for PWRGDS are
VID/2 for the lower threshold and a fixed 1.975V for the
upper threshold, a simple equation can be provided to assist
the designer in selecting a resistor divider to provide the
desired PWRGD performance.
VLOWER
VVID
2
1.975 V
R1
R2
R1
VUPPER
The logic circuitry inside the chip sets PWRGD low only
after a delay period has been passed. A “power bad” event
does not cause PWRGD to go low unless it is sustained
through the delay time of 500
μ
s. If the anomaly disappears
before the end of the delay, the PWRGD output will never
be set low.
In order to use the PWRGD pin as specified, the user is
advised to connect external resistors as necessary to limit the
current into this pin to 4 mA or less.
Undervoltage Lockout
The NCP5306 includes an undervoltage lockout circuit.
This circuit keeps the IC’s output drivers low until V
CC
applied to the IC reaches 9 V. The GATE outputs are disabled
when V
CC
drops below 8 V.
Soft Start and Hiccup Mode
At initial power
up, both SS and COMP voltages are zero.
The total SS capacitance will begin to charge with a current
of 160
μ
A. The error amplifier directly charges the COMP
capacitance. An internal clamp ensures that the COMP pin
voltage will always be less than the voltage at the SS pin,
ensuring proper start
up behavior. All GATE outputs are
held low until the COMP voltage reaches 0.6 V. Once this
threshold is reached, the GATE outputs are released to
operate normally. In current limit, the internal fault latch will
initiate a 5
μ
A discharge current on the SS pin, and the
internal clamp will discharge the capacitor connected to the
COMP pin at a similar rate. This performance will result in
GATE pulses being generated until the overcurrent
condition reoccurs and the discharge/soft start cycle begins
anew.
Current Limit
Two levels of over
current protection are provided. First,
if the voltage on the Current Sense pins (CSx) exceeds
CS
REF
by more than a fixed threshold (Single Pulse Current
fast peak current protection for individual phases. Second,
the individual phase currents are summed and low
pass
filtered to compare an averaged current signal to a user
adjustable voltage on the OCSET pin. If the OCSET voltage
is exceeded, the fault latch trips and the Soft Start capacitor
discharges until the Soft Start pin reaches 0.3 V. Then Soft
Start begins. The converter will continue to operate in a low
average current hiccup
mode until the fault condition is
corrected.
Fault Protection Logic
The NCP5306 includes fault protection circuitry to
prevent harmful modes of operation from occurring. The
fault logic is described in Table 1.
Gate Outputs
The NCP5306 is designed to operate with external gate
drivers. Accordingly, the gate outputs are capable of driving
a 100 pF load with typical rise and fall times of 5 ns.
Digital to Analog Converter (DAC)
The output voltage of the NCP5306 is set by means of a
5
bit, 1% DAC. The DAC pins are internally pulled up to a
3.3 V rail through a blocking diode and a set of 50 k
Ω
resistors. The blocking diode allows external pull up to a
bias voltage greater than 3.3 V and less than 13 V.
The output of the DAC is described in the Electrical
Characteristics section of the data sheet. These outputs are
consistent with the latest VRM and processor specifications.
The DAC output is equal to the VID code specification.
In order to produce a workable power supply using the
NCP5306, the designer is expected to use AVP as described
earlier to position the output voltage below the DAC output,
resulting in an output voltage somewhere in the middle of
the acceptable range.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| NCP5306DW | Three−Phase VRM 9.0 Buck Controller |
| NCP5306DWR2 | Three−Phase VRM 9.0 Buck Controller |
| NCP5314FTR2G | Two/Three/Four−Phase Buck CPU Controller |
| NCP5318 | Two/Three/Four−Phase Buck CPU Controller |
| NCP5318FTR2 | Two/Three/Four−Phase Buck CPU Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| NCP5306/D | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Three Phase VRM 9.0 Buck Controller |
| NCP5306DW | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| NCP5306DWR2 | 功能描述:IC CTRLR BUCK 3PH VRM 9.0 24SOIC RoHS:否 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - 專用型 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,000 系列:- 應(yīng)用:電源，ICERA E400，E450 輸入電壓:4.1 V ~ 5.5 V 輸出數(shù):10 輸出電壓:可編程 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:42-WFBGA，WLCSP 供應(yīng)商設(shè)備封裝:42-WLP 包裝:帶卷 (TR) |
| NCP5314 | 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:Two/Three/Four-Phase Buck CPU Controller |
| NCP5314/D | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Two/Three/Four-Phase Buck CPU Controller |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。