
DS-104
REV F
SaRonix
NTH / NCH Series
SaRonix
Crystal Clock Oscillator
Technical Data
5V, HCMOS
http://www.pericom.com/saronix
500 kHz to 106.25 MHz
Frequency Stability:
*See Part Numbering Guide
Frequency Range:
±20*, ±25, ±50 or ±100 ppm over all conditions: calibration
tolerance, operating temperature, input voltage change, load
change, 30 day aging, shock and vibration.
ACTUAL SIZE
Description
A 5V crystal controlled, low current, low
jitter and high frequency oscillator with
precise rise and fall times demanded in
networking applications, such as Gigabit
Ethernet and Fibre Channel. The tri-state
function on the NTH enables the output
to go high impedance. Device is pack-
aged in a 14 or an 8-pin DIP compatible
resistance welded, all metal grounded
case, to reduce EMI. True SMD DIL 14
version also available, utilizing new
adaptor technology (see separate data
sheet for package dimensions)
Applications & Features
ADSL, DSL
DS3, ES3, E1, STS-1, T1
Ethernet Switch, Gigabit Ethernet
Fibre Channel Controller
MPEG
Network Processors
Voice Over Packet
32 Bit Microprocessors
Tri-State output on NTH
True SMD version available, see part
number builder for package option
Mechanical:
Shock:
Solderability:
Terminal Strength:
Vibration:
Solvent Resistance:
Resistance to Soldering Heat:
MIL-STD-883, Method 2002, Condition B
MIL-STD-883, Method 2003
MIL-STD-883, Method 2004, Conditions B2
MIL-STD-883, Method 2007, Condition A
MIL-STD-202, Method 215
MIL-STD-202, Method 210, Condition A, B or C
( I or J for Gull Wing and SMD)
Output Waveform
80% VDD
1 Level
0 Level
50% VDD
20% VDD
2.5 VDC
1.5 VDC
0.5 VDC
GND
VDD
Tr
Tf
Tr
SYMMETRY
CMOS
TTL
Environmental:
Gross Leak Test:
Fine Leak Test:
Thermal Shock:
Moisture Resistance:
MIL-STD-883, Method 1014, Condition C
MIL-STD-883, Method 1014, Condition A2
MIL-STD-883, Method 1011, Condition A
MIL-STD-883, Method 1004
Tri-State Logic Table (NTH only)
Pin 1 Input
Logic 1 or NC
Logic 0 or GND
Pin 8 (5) Output
Oscillation
High Impedance
Required Input Levels on Pin 1:
Logic 1 = 3.0 V min
Logic 0 = 0.5V max
Output Drive:
HCMOS
Symmetry:
Rise & Fall Times:
Logic 0:
Logic 1:
Load:
RMS Period Jitter:
TTL
measured @ 1.5V level, See Part Numbering Guide
6ns max, 0.5 to 24 MHz, 0.5 to 2.5V
3ns max, 24+ to 80 MHz
1.5ns max, 80+ to 106.25 MHz
0.5 V max
VCC -0.6V min
10TTL to 50MHz, 5TTL 50+ to 106.25 MHz
8ps max
measured @ 50%VDD, See Part Numbering Guide
8ns max, 0.5 to 24 MHz, 20% to 80% VDD
5ns max, 24+ to 80 MHz
2ns max, 80+ to 106.25 MHz
10% VDD max
90% VDD min
50pF to 50MHz, 30pF 50+ to 70 MHz, 15pF 70+ to 106.25 MHz
8ps max
Symmetry:
Rise & Fall Times:
Logic 0:
Logic 1:
Load:
RMS Period Jitter:
Temperature Range:
Operating:
Storage:
Supply Voltage:
Recommended Operating:
+5VDC ±10%
-55 to +125°C
0 to +70°C or -40 to +85°C
Supply
Current:
0.5 to 8 MHz:
8+ to 24 MHz:
24+ to 50 MHz:
50+ to 80 MHz
80+ to 106.25 MHz:
12mA
20mA
35mA
50mA
65mA
Output:
Internal Pullup Resistance
Control Input:
Oscillation @ VIN, 2.2V min
High Impedance @ VIN, 0.8V max
50K
min
Disable Output Delay: 100ns max