- 您現(xiàn)在的位置：買(mǎi)賣IC網(wǎng) > PDF目錄369939 > P28F001BX-B150 (INTEL CORP) 1-MBIT (128K x 8) BOOT BLOCK FLASH MEMORY PDF資料下載
參數(shù)資料
| 型號(hào)： | P28F001BX-B150 |
| 廠商： | INTEL CORP |
| 元件分類： | PROM |
| 英文描述： | 1-MBIT (128K x 8) BOOT BLOCK FLASH MEMORY |
| 中文描述： | 128K X 8 FLASH 12V PROM, 150 ns, PDIP32 |
| 封裝： | 0.620 X 1.640 INCH, PLASTIC, DIP-32 |
| 文件頁(yè)數(shù)： | 14/33頁(yè) |
| 文件大小： | 436K |
| 代理商： | P28F001BX-B150 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)當(dāng)前第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)
28F001BX-T/28F001BX-B
290406–9
Bus
Command
Comments
Operation
Write
Erase
Suspend
Data
e
B0H
Write
Erase
Data
e
70H
Status Register
Standby/
Read
Read Status Register
Check SR.7
1
e
Ready, 0
e
Busy
Toggle OE
Y
or CE
Y
to
Update Status Register
Standby
Check SR.6
1
e
Suspended
Write
Read Array
Data
e
FFH
Read
Read array data from
block other than that
being erased.
Write
Erase Resume
Data
e
D0H
Figure 11. 28F001BX Erase Suspend/Resume Flowchart
Programming Equipment
For PROM programming equipment that cannot
bring RP
Y
to high voltage, OE
Y
provides an alter-
nate boot block access mechanism. OE
Y
must tran-
sition to V
HH
a minimum of 480 ns before the initial
program/erase setup command and held at V
HH
at
least 480 ns after program or erase confirm com-
mands are issued to the device. After this interval,
OE
Y
can return to normal TTL levels.
DESIGN CONSIDERATIONS
Three-Line Output Control
Flash memories are often used in larger memory ar-
rays. Intel provides three control inputs to accommo-
date multiple memory connections. Three-line con-
trol provides for:
a) lowest possible memory power dissipation
b) complete assurance that data bus contention will
not occur
To efficiently use these control inputs, an address
decoder should enable CE
Y
, while OE
Y
should be
connected to all memory devices and the system’s
READ
Y
control line. This assures that only selected
memory devices have active outputs while deselect-
ed memory devices are in Standby Mode. RP
Y
should be connected to the system POWERGOOD
signal to prevent unintended writes during system
power transitions. POWERGOOD should also toggle
during system reset.
14
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| P28F001BX-B70 | 1-MBIT (128K x 8) BOOT BLOCK FLASH MEMORY |
| P28F001BX-B90 | DB9 MALE TO DB9 FEMALE AME |
| P28F002BC-T120 | 28F002BC 2-MBIT (256K X 8) BOOT BLOCK FLASH MEMORY |
| P28F002BC-T80 | 28F002BC 2-MBIT (256K X 8) BOOT BLOCK FLASH MEMORY |
| P28F512-150 | 512K(64Kx8)CMOS FLASH MEMORY |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| P28F001BX-B70 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:1-MBIT (128K x 8) BOOT BLOCK FLASH MEMORY |
| P28F001BX-B90 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:1-MBIT (128K x 8) BOOT BLOCK FLASH MEMORY |
| P28F001BX-T120 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:1-MBIT (128K x 8) BOOT BLOCK FLASH MEMORY |
| P28F001BX-T150 | 制造商:Intel 功能描述:NOR Flash, 128K x 8, 32 Pin, Plastic, DIP |
| P28F001BX-T70 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:1-MBIT (128K x 8) BOOT BLOCK FLASH MEMORY |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。