- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄4032 > P4080NSE1NNB (Freescale Semiconductor)IC MPU 1333MHZ PDF資料下載
參數(shù)資料
| 型號： | P4080NSE1NNB |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 2/2頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC MPU 1333MHZ |
| 產(chǎn)品變化通告： | ESDHC Host Detect Change 13/Feb/2012 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | QorIQ P4 |
| 處理器類型： | e500mc |
| 速度： | 1.5GHz |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 1295-BBGA，F(xiàn)CBGA |
| 供應(yīng)商設(shè)備封裝： | 1295-FCPBGA（37.5x37.5） |
| 包裝： | 托盤 |
Freescale, QorIQ, CoreNet and the Freescale logo are trademarks or registered trademarks of Freescale Semiconductor, Inc.
in the U.S. and other countries. All other product or service names are the property of their respective owners.
The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are
trademarks and service marks licensed by Power.org. Freescale Semiconductor, Inc. 2008.
Document Number: QP4080FS
REV 1
The QorIQ P4080 multicore processor is
extremely flexible and can be configured
to meet many system application needs.
The processor’s e500mc cores, leveraging
advanced virtualization technology, can
work as eight symmetric multiprocessing
(SMP) cores, or eight completely asymmetric
multiprocessing (AMP) cores, or they
can be operated with varying degrees of
independence with a combination of SMP and
AMP groupings. Full processor independence,
including the ability to independently boot
and reset each e500mc core, is a defining
characteristic of the device. The ability of
the cores to run different operating systems
(OSes), or run OS-less, provides the user with
significant flexibility in partitioning between
control, datapath and applications processing.
It also simplifies consolidation of functions
previously spread across multiple discrete
processors onto a single device.
Advanced virtualization technology brings a
new level of hardware partitioning through
an embedded hypervisor that allows system
developers to ensure software running on any
CPU only accesses the resources (memory,
peripherals, etc.) that it is explicitly authorized
to access. The embedded hypervisor enables
safe and autonomous operation of multiple
individual operating systems, allowing them to
share system resources, including processor
cores, memory and other on-chip functions.
Ecosystem and Developer Environment
Developers creating solutions with Power
Architecture technology have long benefited
from a vibrant support ecosystem, including
high-quality tools, OSes and network protocol
stacks. Freescale has collaborated with our
partners on the QorIQ P4080 processor to
continue our strong ecosystem heritage. This
helps to ensure that the best enablement
tools are available to cost-effectively meet the
unique development challenges of multicore
architectures and speed your time to market.
To this end, Freescale has partnered with
Virtutech to offer a robust, innovative hybrid
simulation environment that provides a
controlled, deterministic and fully reversible
environment for the development, debugging
and benchmarking of software for complex
multicore-based architectures. The hybrid
simulator combines Virtutech’s fast, functional
Simics model, with a detailed performance
model of the platform. This combination
enables fast hardware concept testing and
evaluation, as well as performance verification
and helps accelerate your development cycle,
provide more flexible debug capability and
improve the overall quality of your software.
Freescale has also engineered capabilities
into the QorIQ P4080 to enable advanced
debugging while working in tandem with its
ecosystem partners to assure availability
of tools that can take advantage of these
features. These capabilities include integrated
instruction trace, watchpoint triggers, cross-
event triggers, performance monitoring
and other debug features as defined by the
Power ISA. These features enable dynamic
debug essential for providing visibility into
complex interactions that may occur among
tasks running on different cores.
QorIQ P4080 Technical Specifications
Eighthigh-performancePowerArchitecture
e500mc cores, each with a 32 KB
instruction and data L1 cache and a private
128 KB L2 cache
Three levels of instruction: user,
supervisor and hypervisor
Independent boot and reset
Secure boot capability
2MBsharedL3CoreNetplatformcache
Hierarchicalinterconnectfabric
CoreNet fabric supporting coherent
and non-coherent transactions with
prioritization and bandwidth allocation
amongst CoreNet end-points
800 Gbps coherent read bandwidth
Queue manager fabric supporting packet-
level queue management and quality of
service scheduling
Two64-bitDDR2/DDR3SDRAMmemory
controllers with ECC and interleaving
support
DatapathAccelerationArchitecture
incorporating acceleration for the following
functions:
Packet parsing, classification and
distribution
Queue management for scheduling,
packet sequencing and congestion
management
Hardware Buffer Management for buffer
allocation and de-allocation
Cryptographic Security Acceleration
(SEC 4.0)
RegEx Pattern Matching (PME 2.0)
Ethernetinterfaces
Two 10 Gbps Ethernet (XAUI) controllers
Eight 1 Gbps Ethernet (SGMII) controllers
High-speedperipheralinterfaces
Three PCI Express V2.0 controllers/ports
running at up to 5 GHz
Two Serial RapidIO 1.2 controllers/ports
running at up to 3.125 GHz
Additionalperipheralinterfaces
Two USB controllers with ULPI interface
to external PHY
SD/MMC
SPI controller
Four I2C controllers
Two dual UARTs
Enhanced local bus controller (eLBC)
Multicoreprogrammableinterrupt
controller (PIC)
Two4-channelDMAengines
For more information about Virtutech Simics,
please visit
www.virtutech.com.
Learn More: For current information about Freescale
products and documentation, please visit
www.freescale.com/multicore.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ACB110DHBN | CONN EDGECARD 220PS R/A .050 DIP |
| MC8641DTVU1000GE | IC MPU DUAL CORE E600 1023FCCBGA |
| ACB110DHBD | CONN EDGECARD 220PS R/A .050 DIP |
| AMC65DRXN | CONN EDGECARD 130PS .100 DIP SLD |
| XC4025E-4HQ304C | IC FPGA C-TEMP 5V 4 SPD 304-HQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| P4080NSE1PNB | 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC P4080E ST 1500/1300 R2 RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT |
| P4080NSE7PNAC | 制造商:Freescale Semiconductor 功能描述:P4080 ST WE 1500/1300VDD - Bulk 制造商:Freescale Semiconductor 功能描述:Microprocessors - MPU P4080 ST WE 1500/1300VDD |
| P4080NSN1MMB | 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC P4080 ST 1200/1200 R2 RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT |
| P4080NSN1NNB | 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC P4080 ST 1333/1333 R2 RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT |
| P4080NSN1PNB | 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC P4080 ST 1500/1300 R2 RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。