1999 Jun 11
59
Philips Semiconductors
Product specification
Microcontrollers for NTSC TVs with On-Screen
Display (OSD) and Closed Caption (CC)
P8xCx70 family
18.9.12
C
ONFIGURATION
R
EGISTER
(CONFR)
The Configuration Register is provided for special purposes and to program the delay between the RGB and FBL output.
Table 99
Configuration Register (address 87FFH)
Table 100
Description of CONFR bits
Table 101
FBL delay adjustment
7
6
5
4
3
2
1
0
CC
PLUS
ADJ
MIN
BIT
SYMBOL
DESCRIPTION
7
CC
Closed Caption mode.
The state of this bit selects the OSD mode or the CC mode.
If CC = 0, then the OSD mode is selected; this is also the default setting. If CC = 1, then
the CC mode is selected. In the CC mode the underline is suppressed during the
display of a serial attribute. The display is then according to the CC specification.
FBL delay select.
These 3 bits define the timing of the FBL signal; see Table 101.
6
5
4
3
2
1
0
PLUS
ADJ
MIN
Reserved, set to logic 0.
These 3 bits are used for test purposes only and should be set to logic 0s for normal
operation.
PLUS
ADJ
MIN
FBL TIMING
0
0
0
1
X
0
0
1
0
X
0
1
0
0
X
FBL switched to video, not active.
FBL active one pixel early to RGB.
FBL synchronous with RGB (typical setting).
FBL active one pixel delayed to RGB.
All other combinations are allowed and will have the effect that the above
settings are functionally ORed, e.g. ‘111’ will result in a 3 pixel wide FBL
pulse when one single pixel is displayed.