參數資料
型號: P87C554SFBD
廠商: NXP SEMICONDUCTORS
元件分類: 微控制器/微處理器
英文描述: 80C51 8-bit microcontroller . 6 clock operation 16K/512 OTP/ROM/ROMless, 7 channel 10 bit A/D, I2C, PWM, capture/compare, high I/O, 64L LQFP
中文描述: 8-BIT, OTPROM, 16 MHz, MICROCONTROLLER, PQFP64
封裝: 10 X 10 X 1.40 MM, PLASTIC, LQFP-64
文件頁數: 66/76頁
文件大小: 400K
代理商: P87C554SFBD
Philips Semiconductors
Preliminary specification
80C554/83C554/87C554
80C51 8-bit microcontroller – 6 clock operation
16K/512 OTP/ROM/ROMless, 7 channel 10 bit A/D, I
2
C, PWM,
capture/compare, high I/O, 64L LQFP
2000 Nov 10
66
AC ELECTRICAL CHARACTERISTICS
V
DD
and T
amb
minimum and maximum, per device specifications table; V
SS
= 0 V; C
L
= 100 pF for Port 0, ALE and PSEN; C
L
= 80 pF for all
other outputs unless otherwise specified.
16 MHz CLOCK
VARIABLE CLOCK
SYMBOL
FIGURE
PARAMETER
MIN
MAX
MIN
MAX
UNIT
External Program Memory
1/f
CLK
t
LHLL
t
AVLL
t
LLAX
t
LLIV
t
LLPL
t
PLPH
t
PLIV
t
PXIX
t
PXIZ
t
AVIV
t
PLAZ
External Data Memory
49
System clock frequency, see Note 1
3.5
16
MHz
49
ALE pulse width
37.5
t
CLK
–25
0.5 t
CLK
–25
0.5 t
CLK
–25
ns
49
Address valid to ALE LOW
6.25
ns
49
Address hold after ALE LOW
6.25
ns
49
ALE LOW to valid instruction in
60
2 t
CLK
–65
ns
49
ALE LOW to PSEN LOW
6.25
0.5 t
CLK
–25
1.5 t
CLK
–45
ns
49
PSEN pulse width
48.75
ns
49
PSEN LOW to valid instruction in
33.75
1.5 t
CLK
–60
ns
49
Input instruction hold after PSEN
0
0
ns
49
Input instruction float after PSEN
6.25
0.5 t
CLK
–25
2.5 t
CLK
–80
10
ns
49
Address to valid instruction in
76.25
ns
49
PSEN LOW to address float
10
ns
t
RLRH
t
WLWH
t
RLDV
t
RHDX
t
RHDZ
t
LLDV
t
AVDV
t
LLWL
t
AVWL
t
QVWX
t
WHQX
t
QVWH
t
RLAZ
t
WHLH
External Clock
50, 51
RD pulse width
87.5
3 t
CLK
–100
3 t
CLK
–100
ns
50, 51
WR pulse width
87.5
ns
50, 51
RD LOW to valid data in
66.25
2.5 t
CLK
–90
ns
50, 51
Data hold after RD
0
0
ns
50, 51
Data float after RD
42.5
t
CLK
–20
4 t
CLK
–150
4.5 t
CLK
–165
1.5 t
CLK
+50
ns
50, 51
ALE LOW to valid data in
100
ns
50, 51
Address to valid data in
116.25
ns
50, 51
ALE LOW to RD or WR LOW
43.75
143.75
1.5 t
CLK
–50
2 t
CLK
–75
0.5 t
CLK
–30
0.5 t
CLK
–25
3.5 t
CLK
–130
ns
50, 51
Address valid to RD low or WR LOW
50
ns
50, 51
Data valid to WR transition
1.25
ns
51
Data hold after WR
6.25
ns
50, 51
Data valid time WR HIGH
88.75
ns
50, 51
RD LOW to address float
0
0
ns
50, 51
RD or WR HIGH to ALE HIGH
6.25
56.25
0.5 t
CLK
–25
0.5 t
CLK
+25
ns
t
CHCX
t
CLCX
t
CLCH
t
CHCL
UART Timing – Shift Register Mode
52
High time
33.3
50
t
CLK
t
CLK
0.4
t
CLK
t
CLK
0.6
ns
52
Low time
33.3
50
0.4
0.6
ns
52
Rise time
20
20
ns
52
Fall time
20
20
ns
t
XLXL
t
QVXH
t
XHQX
t
XHDX
t
XHDV
53
Serial port clock cycle time
500
6 t
CLK
5 t
CLK
–133
t
CLK
–30
0
ns
53
Output data setup to clock rising edge
179.5
ns
53
Output data hold after clock rising edge
32.5
ns
53
Input data hold after clock rising edge
0
ns
53
Clock rising edge to input data valid
179.5
5 t
CLK
–133
ns
相關PDF資料
PDF描述
P83C554SFBD 80C51 8-bit microcontroller . 6 clock operation 16K/512 OTP/ROM/ROMless, 7 channel 10 bit A/D, I2C, PWM, capture/compare, high I/O, 64L LQFP
P87C554 80C51 8-bit microcontroller(80C51 8位微控制器)
P87C654X2 Octal Edge-Triggered D-Type Flip-Flops with 3-State Outputs 20-CDIP -55 to 125
P83C654X2 80C51 8-bit microcontroller family 16 kB OTP/ROM, 256B RAM, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz)
P83C654EFP CONN HEADER 11POS SGL PCB 30GOLD
相關代理商/技術參數
參數描述
P87C557E8 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:8 BIT MICROCONTROLLER
P87C557E8EFB 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller
P87C557E8EFB/01,55 功能描述:8位微控制器 -MCU 8B MICROCONTROLLER RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數據總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數據 RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT
P87C557E8EFB/01,557 制造商:NXP Semiconductors 功能描述:
P87C575EBA 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller