- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄12057 > P89LPC935FA,129 (NXP Semiconductors)IC 80C51 MCU FLASH 8K 28-PLCC PDF資料下載
參數(shù)資料
| 型號(hào)： | P89LPC935FA,129 |
| 廠商： | NXP Semiconductors |
| 文件頁(yè)數(shù)： | 47/77頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC 80C51 MCU FLASH 8K 28-PLCC |
| 產(chǎn)品培訓(xùn)模塊： | Migrating from 8/16-Bit MCUs to 32-Bit ARMs |
| 標(biāo)準(zhǔn)包裝： | 37 |
| 系列： | LPC900 |
| 核心處理器： | 8051 |
| 芯體尺寸： | 8-位 |
| 速度： | 12MHz |
| 連通性： | I²C，SPI，UART/USART |
| 外圍設(shè)備： | 欠壓檢測(cè)/復(fù)位，LED，POR，PWM，WDT |
| 輸入/輸出數(shù)： | 26 |
| 程序存儲(chǔ)器容量： | 8KB（8K x 8） |
| 程序存儲(chǔ)器類型： | 閃存 |
| EEPROM 大?。?/td> | 512 x 8 |
| RAM 容量： | 768 x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 2.4 V ~ 3.6 V |
| 數(shù)據(jù)轉(zhuǎn)換器： | A/D 8x8b; D/A 2x8b |
| 振蕩器型： | 內(nèi)部 |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 28-PLCC |
| 包裝： | 管件 |
| 產(chǎn)品目錄頁(yè)面： | 706 (CN2011-ZH PDF) |
| 配用： | 622-1014-ND - BOARD FOR LPC9XX TSSOP 622-1006-ND - SOCKET ADAPTER BOARD 568-4000-ND - DEMO BOARD SPI/I2C TO DUAL UART 568-3510-ND - DEMO BOARD SPI/I2C TO UART 622-1002-ND - USB IN-CIRCUIT PROG LPC9XX 568-1759-ND - EMULATOR DEBUGGER/PROGRMMR LPC9X 568-1758-ND - BOARD EVAL FOR LPC93X MCU FAMILY |
| 其它名稱： | 568-1287-5 935274628129 P89LPC935FA-S |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)當(dāng)前第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)
P89LPC933_934_935_936
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 8 — 12 January 2011
51 of 77
NXP Semiconductors
P89LPC933/934/935/936
8-bit microcontroller with accelerated two-clock 80C51 core
In addition, IAP operations can be accomplished through the use of four SFRs consisting
of a control/status register, a data register, and two address registers. Additional details
may be found in the P89LPC933/934/935/936 User manual.
8.28.8 ISP
ISP is performed without removing the microcontroller from the system. The ISP facility
consists of a series of internal hardware resources coupled with internal firmware to
facilitate remote programming of the P89LPC933/934/935/936 through the serial port.
This firmware is provided by Philips and embedded within each P89LPC933/934/935/936
device. The Philips ISP facility has made ISP in an embedded application possible with a
minimum of additional expense in components and circuit board area. The ISP function
uses five pins (VDD, VSS, TXD, RXD, and RST). Only a small connector needs to be
available to interface your application to an external circuit in order to use this feature.
8.28.9 Power-on reset code execution
The P89LPC933/934/935/936 contains two special flash elements: the boot vector and
the boot status bit. Following reset, the P89LPC933/934/935/936 examines the contents
of the boot status bit. If the boot status bit is set to zero, power-up execution starts at
location 0000H, which is the normal start address of the user’s application code. When
the boot status bit is set to a value other than zero, the contents of the boot vector are
used as the high byte of the execution address and the low byte is set to 00H.
Table 9 shows the factory default boot vector settings for these devices.
Remark: These settings are different than the original P89LPC932. Tools designed to
support the P89LPC933/934/935/936 should be used to program this device, such as
Flash Magic version 1.98, or later.
A factory-provided boot loader is preprogrammed into the address space indicated and
uses the indicated boot loader entry point to perform ISP functions. This code can be
erased by the user.
Remark: Users who wish to use this loader should take precautions to avoid erasing the
sector that contains this boot loader. Instead, the page erase function can be used to
erase the pages located in this sector which are not used by the boot loader.
A custom boot loader can be written with the boot vector set to the custom boot loader, if
desired.
Table 9.
Default boot vector values and ISP entry points
Device
Default
boot vector
Default
boot loader
entry point
Default boot loader
code range
Boot sector
range
P89LPC933
0FH
0F00H
0E00H to 0FFFH
0C00H to 0FFFH
P89LPC934
1FH
1F00H
1E00H to 1FFFH
1C00H to 1FFFH
P89LPC935
1FH
1F00H
1E00H to 1FFFH
1C00H to 1FFFH
P89LPC936
3FH
3F00H
3E00H to 3FFFH
3C00H to 3FFFH
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| P89LPC932A1FA,129 | IC 80C51 MCU FLASH 8K 28-PLCC |
| AT89C51RC-24JU | IC 8051 MCU FLASH 32K 44PLCC |
| ATSAM3N1BB-MU | IC MCU 64KB CORTEX-M3 64-QFN |
| VJ2225A681JBCAT4X | CAP CER 680PF 200V 5% NP0 2225 |
| VJ2225A681JBEAT4X | CAP CER 680PF 500V 5% NP0 2225 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| P89LPC935FDH | 制造商:NXP Semiconductors 功能描述: |
| P89LPC935FDH,518 | 功能描述:8位微控制器 -MCU 8B MCU 2-CLOCK 80C51 4/8/16KB 3V RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| P89LPC935FDH,529 | 功能描述:8位微控制器 -MCU 80C51 8K FL 768B RAM RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| P89LPC935FDH529 | 制造商:NXP Semiconductors 功能描述:IC 8BIT MCU 80C51 18MHZ TSSOP-28 |
| P89LPC935FHN | 制造商:NXP Semiconductors 功能描述:MCU 8BIT 80C51 8K FLASH HVQFN-28 制造商:NXP Semiconductors 功能描述:MCU 8BIT 80C51 8K FLASH, HVQFN-28 制造商:NXP Semiconductors 功能描述:P89LPC935FHN/HVQFN28/TRAYB// |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。