- 您現(xiàn)在的位置：買賣IC網 > PDF目錄369945 > PA7540SI-15 PA7540 PEEL Array? Programmable Electrically Erasable Logic Array PDF資料下載
參數資料
| 型號： | PA7540SI-15 |
| 英文描述： | PA7540 PEEL Array? Programmable Electrically Erasable Logic Array |
| 中文描述： | PA7540果皮陣列？電可擦除可編程邏輯陣列 |
| 文件頁數： | 9/10頁 |
| 文件大?。?/td> | 239K |
| 代理商： | PA7540SI-15 |
9
04-02-051B
Figure 15. Sequential Timing – Waveforms and Block Diagram
Notes
1. Minimum DC input is -0.5V, however inputs may under-shoot to -2.0V
for periods less than 20ns.
2.Test points for Clock and V
CC
in t
R
,t
F
,t
CL
,t
CH
, and t
RESET
are referenced at
10% and 90% levels.
3. I/O pins are 0V or V
CC
.
4. Test one output at a time for a duration of less than 1 sec.
5. Capacitances are tested on a sample basis.
6. Test conditions assume: signal transition times of 5ns or less from the
10% and 90% points, timing reference levels of 1.5V (unless
otherwise specified).
7. t
OE
is measured from input transition to V
REF
±0.1V (See test loads at
end of Section 6 for V
REF
value). t
OD
is measured from input transition
to V
OH
-0.1V or V
OL
+0.1V.
8. DIP: “System-clock” refers to pin 1/13 high speed clocks. PLCC: “Sys-
tem-clock” refers to pin 2/16 high speed clocks.
9. For T or JK registers in toggle (divide by 2) operation only.
10. For combinatorial and async-clock to LCC output delay.
11. ICC for a typical application: This parameter is tested with the device
programmed as a 10-bit D-type counter.
12. Test loads are specified in Section 5 of the Data Book.
13. “Async. Clock” refers to the clock from the Sum term (OR gate).
14. The “LCC” term indicates that the timing parameter is applied to the
LCC register. The “LCC/IOC” term indicates that the timing
parameter is applied to both the LCC and IOC registers.
16. The term “input” without any reference to another term refers to an
(external) input pin.
17. The parameter t
SPI
indicates that the PCLK signal to the IOC register
is always slower than the data from the pin or input by the absolute
value of (t
SK
-t
PK
-t
IA
). This means that no set-up time for the data
from the pin or input is required, i.e. the external data and clock can
be sent to the device simultaneously. Additionally, the data from the
pin must remain stable for t
HPI
time, i.e. to wait for the PCLK signal to
arrive at the IOC register.
18. Typical (typ) ICC is measured at T
A
= 25
°
C, freq = 25MHZ, V
CC
=
5V
相關PDF資料 |
PDF描述 |
|---|---|
| PA83A | HIGH VOLTAGE POWER OPERATIONAL AMPLIFIERS |
| PA886C02 | SCHOTTKY BARRIER DIODE |
| PA905C4 | LOW LOSS SUPER HIGH SPEED RECTIFIER |
| PA905C6 | LOW LOSS SUPER HIGH SPEED RECTIFIER |
| PA98 | HIGH VOLTAGE POWER OPERATIONAL AMPLIFIER |
相關代理商/技術參數 |
參數描述 |
|---|---|
| PA7540SI-15L | 功能描述:EEPLD - 電子擦除可編程邏輯設備 2 Input 20 I/O 15ns RoHS:否 制造商:Atmel 邏輯系列:ATF16V8BQL 最大工作頻率:62 MHz 可編程輸入/輸出端數量:20 電源電流:20 mA 延遲時間:15 ns 每個宏指令的積項數:8 電源電壓-最大:5.5 V 電源電壓-最小:4.5 V 大電池數量:8 最小工作溫度:- 40 C 最大工作溫度:+ 85 C 安裝風格:Through Hole 封裝 / 箱體:PDIP-20 |
| PA756-68Z | 功能描述:插座和適配器 PLCC68-DIP40 RoHS:否 制造商:Silicon Labs 產品:Adapter 用于:EM35x |
| PA7572 | 制造商:ANACHIP 制造商全稱:Anachip Corp 功能描述:Programmable Electrically Erasable Logic Array |
| PA7572F-20 | 功能描述:CPLD - 復雜可編程邏輯器件 14 INP 24 I/O 20ns RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100 |
| PA7572F-20L | 功能描述:CPLD - 復雜可編程邏輯器件 14 Input 24 I/O 20ns RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100 |
發(fā)布緊急采購，3分鐘左右您將得到回復。