- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄224672 > PALCE22V10H-15PI/4 (LATTICE SEMICONDUCTOR CORP) 24-Pin EE CMOS (Zero Power) Versatile PAL Device PDF資料下載
參數(shù)資料
| 型號： | PALCE22V10H-15PI/4 |
| 廠商： | LATTICE SEMICONDUCTOR CORP |
| 元件分類： | PLD |
| 英文描述： | 24-Pin EE CMOS (Zero Power) Versatile PAL Device |
| 中文描述： | EE PLD, 15 ns, PDIP24 |
| 封裝： | 0.300 INCH, SKINNY, PLASTIC, DIP-24 |
| 文件頁數(shù)： | 29/34頁 |
| 文件大?。?/td> | 691K |
| 代理商： | PALCE22V10H-15PI/4 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁當前第29頁第30頁第31頁第32頁第33頁第34頁
4
PALCE22V10 and PALCE22V10Z Families
Programmable Three-State Outputs
Each output has a three-state output buffer with three-state control. A product term controls the
buffer, allowing enable and disable to be a function of any product of device inputs or output
feedback. The combinatorial output provides a bi-directional I/O pin, and may be congured as
a dedicated input if the buffer is always disabled.
Programmable Output Polarity
signal needs or to reduce product terms. Programmable polarity allows Boolean expressions to be
written in their most compact form (true or inverted), and the output can still be of the desired
polarity. It can also save “DeMorganizing” efforts.
Selection is controlled by programmable bit S0 in the output macrocell, and affects both registered
and combinatorial outputs. Selection is automatic, based on the design specication and pin
denitions. If the pin denition and output equation have the same polarity, the output is
programmed to be active high (S0 = 1).
Preset/Reset
For initialization, the PALCE22V10 has preset and reset product terms. These terms are connected
to all registered outputs. When the synchronous preset (SP) product term is asserted high, the
output registers will be loaded with a HIGH on the next LOW-to-HIGH clock transition. When the
asynchronous reset (AR) product term is asserted high, the output registers will be immediately
loaded with a LOW independent of the clock.
Figure 2. Macrocell Conguration Options
DQ
CLK
SP
AR
a. Registered/active low
S0 = 0
S1 = 0
b. Combinatorial/active low
S0 = 0
S1 = 1
DQ
CLK
SP
AR
c. Registered/active high
S0 = 1
S1 = 0
d. Combinatorial/active high
S0 = 1
S1 = 1
16564E-005
Q
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PALCE22V10H-20PI/4 | 24-Pin EE CMOS (Zero Power) Versatile PAL Device |
| PALCE22V10H-25PI/4 | 24-Pin EE CMOS (Zero Power) Versatile PAL Device |
| PALCE22V10H-15JC/4 | 24-Pin EE CMOS (Zero Power) Versatile PAL Device |
| PALCE22V10H-25JC/4 | 24-Pin EE CMOS (Zero Power) Versatile PAL Device |
| PALCE22V10H-5JC/5 | 24-Pin EE CMOS (Zero Power) Versatile PAL Device |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PALCE22V10H-15SC | 制造商:Advanced Micro Devices 功能描述: |
| PALCE22V10H-15SC/4 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Lattice Semiconductor Corporation 功能描述: |
| PALCE22V10H15SC/5 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC |
| PALCE22V10H15ZC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC |
| PALCE22V10H15ZC/4 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。