- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367799 > PC7457MGU933N (Atmel Corp.) PowerPC 7457 RISC Microprocessor PDF資料下載
參數(shù)資料
| 型號： | PC7457MGU933N |
| 廠商： | Atmel Corp. |
| 英文描述： | PowerPC 7457 RISC Microprocessor |
| 中文描述： | 7457的PowerPC RISC微處理器 |
| 文件頁數(shù)： | 23/66頁 |
| 文件大?。?/td> | 522K |
| 代理商： | PC7457MGU933N |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當前第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁
23
PC7457/47 [Preliminary]
5345B–HIREL–02/04
2. The symbology used for timing specifications herein follows the pattern of t
(signal)(state)(reference)(state)
for inputs and
t
(reference)(state)(signal)(state)
for outputs. For example, t
IVKH
symbolizes the time input signals (I) reach the valid state (V) relative to
the SYSCLK reference (K) going to the high (H) state or input setup time. And t
KHOV
symbolizes the time from SYSCLK (K)
going high (H) until outputs (O) are valid (V) or output valid time. Input hold time can be read as the time that the input signal
(I) went invalid (X) with respect to the rising clock edge (KH) (note the position of the reference and its state for inputs) and
output hold time can be read as the time from the rising edge (KH) until the output went invalid (OX).
3. t
SYSCLK
is the period of the external clock (SYSCLK) in ns. The numbers given in the table must be multiplied by the period of
SYSCLK to compute the actual time duration (in ns) of the parameter in question.
4. According to the bus protocol, TS is driven only by the currently active bus master. It is asserted low then precharged high
before returning to high impedance as shown in Figure 10 on page 24. The nominal precharge width for TS is 0.5 ×
t
SYSCLK
,
that is, less than the minimum t
SYSCLK
period, to ensure that another master asserting TS on the following clock will not con-
tend with the precharge. Output valid and output hold timing is tested for the signal asserted. Output valid time is tested for
precharge.The high-impedance behavior is guaranteed by design.
5. Guaranteed by design and not tested.
6. According to the bus protocol, ARTRY can be driven by multiple bus masters through the clock period immediately following
AACK. Bus contention is not an issue because any master asserting ARTRY will be driving it low. Any master asserting it low
in the first clock following AACK will then go to high impedance for one clock before precharging it high during the second
cycle after the assertion of AACK. The nominal precharge width for ARTRY is 1.0 t
SYSCLK
; that is, it should be high imped-
ance as shown in Figure 10 on page 24 before the first opportunity for another master to assert ARTRY. Output valid and
output hold timing is tested for the signal asserted.The high-impedance behavior is guaranteed by design.
7. According to the MPX bus protocol, SHD0 and SHD1 can be driven by multiple bus masters beginning the cycle of TS. Tim-
ing is the same as ARTRY, that is, the signal is high impedance for a fraction of a cycle, then negated for up to an entire
cycle (crossing a bus cycle boundary) before being three-stated again. The nominal precharge width for SHD0 and SHD1 is
1.0 t
SYSCLK
. The edges of the precharge vary depending on the programmed ratio of core to bus (PLL configurations).
8. BMODE[0:1] and BVSEL are mode select inputs and are sampled before and after HRESET negation. These parameters
represent the input setup and hold times for each sample. These values are guaranteed by design and not tested. These
inputs must remain stable after the second sample. See Figure 9 on page 23 for sample timing.
Figure 9.
Mode Input Timing Diagram
tMVRH
tMXRH
HRESET
Mode Signals
VM
相關PDF資料 |
PDF描述 |
|---|---|
| PC7457VGU1000L | PowerPC 7457 RISC Microprocessor |
| PC7457VGU1000N | PowerPC 7457 RISC Microprocessor |
| PC7457VGU1200L | PowerPC 7457 RISC Microprocessor |
| PC7457VGU1200N | PowerPC 7457 RISC Microprocessor |
| PC7457VGU933L | PowerPC 7457 RISC Microprocessor |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| PC7457MGU933NC | 制造商:e2v technologies 功能描述:MPU MPC74XX RISC 64BIT 0.13UM 933MHZ 1.5V/1.8V/2.5V 483CBGA - Trays |
| PC7457MGU933NCZJ5 | 制造商:e2v technologies 功能描述:PC7457MGU933NCZJ5 - Trays |
| PC7457VGH1000NC | 制造商:e2v technologies 功能描述:MPU MPC74XX RISC 64BIT 0.13UM 1GHZ 1.5V/1.8V/2.5V 483HITCE C - Trays |
| PC7457VGU1000L | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:PowerPC 7457 RISC Microprocessor |
| PC7457VGU1000N | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:PowerPC 7457 RISC Microprocessor |
發(fā)布緊急采購，3分鐘左右您將得到回復。