- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367800 > PC755CVGHU366LE (ATMEL CORP) PowerPC 755/745 RISC Microprocessor PDF資料下載
參數(shù)資料
| 型號(hào)： | PC755CVGHU366LE |
| 廠商： | ATMEL CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | PowerPC 755/745 RISC Microprocessor |
| 中文描述： | 32-BIT, 366 MHz, RISC PROCESSOR, CBGA360 |
| 封裝： | HITCE, CERAMIC, BGA-360 |
| 文件頁數(shù)： | 28/50頁 |
| 文件大?。?/td> | 1064K |
| 代理商： | PC755CVGHU366LE |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁當(dāng)前第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁
28
PC755/745
2138D–HIREL–06/03
Figure 13 provides the input/output timing diagram for the PC755.
Figure 13.
Input/Output Timing Diagram
L2 Clock AC Specifications
The L2CLK frequency is programmed by the L2 Configuration Register (L2CR[4:6])
core-to-L2 divisor ratio. See Table 15 for example core and L2 frequencies at various
divisors. Table 15 provides the potential range of L2CLK output AC timing specifications
as defined in Figure 14.
The minimum L2CLK frequency of Table 15 is specified by the maximum delay of the
internal DLL. The variable-tap DLL introduces up to a full clock period delay in the
L2CLKOUTA, L2CLKOUTB, and L2SYNC_OUT signals so that the returning
L2SYNC_IN signal is phase aligned with the next core clock (divided by the L2 divisor
ratio). Do not choose a core-to-L2 divisor which results in an L2 frequency below this
minimum, or the L2CLKOUT signals provided for SRAM clocking will not be phase
aligned with the PC755 core clock at the SRAMs.
The maximum L2CLK frequency shown in Table 15 is the core frequency divided by
one. Very few L2 SRAM designs will be able to operate in this mode. Most designs will
select a greater core-to-L2 divisor to provide a longer L2CLK period for read and write
access to the L2 SRAMs. The maximum L2CLK frequency for any application of the
PC755 will be a function of the AC timings of the PC755, the AC timings for the SRAM,
bus loading, and printed circuit board trace length.
SYSCLK
ALL INPUTS
VM
VM = Midpoint Voltage (OVDD/2 or V
in
/2)
ALL OUTPUTS
(Except TS, ABB,
ARTRY, DBB)
VM
TS,ABB,DBB
ARTRY
VM
tIVKH
tIXKH
tKHOE
tKHOV
tKHOX
tKHABPZ
tKHOV
tKHOX
tKHOZ
tKHARPZ
tKHOV
tKHOX
tKHARP
tKHOV
tKHOZ
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PC755CMZFU300LE | PowerPC 755/745 RISC Microprocessor |
| PC755CVGSU300LE | PowerPC 755/745 RISC Microprocessor |
| PC755CVGSU350LE | PowerPC 755/745 RISC Microprocessor |
| PC755CVGSU366LE | PowerPC 755/745 RISC Microprocessor |
| PC755CVGSU400LE | PowerPC 755/745 RISC Microprocessor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PC755CVGHU400LE | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:PowerPC 755/745 RISC Microprocessor |
| PC755CVGSU300LE | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:PowerPC 755/745 RISC Microprocessor |
| PC755CVGSU350LE | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:PowerPC 755/745 RISC Microprocessor |
| PC755CVGSU366LE | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:PowerPC 755/745 RISC Microprocessor |
| PC755CVGSU400LE | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:PowerPC 755/745 RISC Microprocessor |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。