- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17749 > PCA9539BS,115 (NXP Semiconductors)IC I/O EXPANDER I2C/SMBU 24HVQFN PDF資料下載
參數(shù)資料
| 型號： | PCA9539BS,115 |
| 廠商： | NXP Semiconductors |
| 文件頁數(shù)： | 7/37頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC I/O EXPANDER I2C/SMBU 24HVQFN |
| 標(biāo)準(zhǔn)包裝： | 1,500 |
| 系列： | * |
第1頁第2頁第3頁第4頁第5頁第6頁當(dāng)前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁
PCA9539_PCA9539R
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 6 — 6 February 2013
15 of 37
NXP Semiconductors
PCA9539; PCA9539R
16-bit I2C-bus and SMBus low power I/O port with interrupt and reset
7.2 System configuration
A device generating a message is a ‘transmitter’; a device receiving is the ‘receiver’. The
device that controls the message is the ‘master’ and the devices which are controlled by
the master are the ‘slaves’ (see Figure 14).
7.3 Acknowledge
The number of data bytes transferred between the START and the STOP conditions from
transmitter to receiver is not limited. Each byte of eight bits is followed by one
acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter,
whereas the master generates an extra acknowledge related clock pulse.
A slave receiver which is addressed must generate an acknowledge after the reception of
each byte. Also a master must generate an acknowledge after the reception of each byte
that has been clocked out of the slave transmitter. The device that acknowledges has to
pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable
LOW during the HIGH period of the acknowledge related clock pulse; set-up time and hold
time must be taken into account.
A master receiver must signal an end of data to the transmitter by not generating an
acknowledge on the last byte that has been clocked out of the slave. In this event, the
transmitter must leave the data line HIGH to enable the master to generate a STOP
condition.
Fig 14. System configuration
002aaa966
MASTER
TRANSMITTER/
RECEIVER
SLAVE
RECEIVER
SLAVE
TRANSMITTER/
RECEIVER
MASTER
TRANSMITTER
MASTER
TRANSMITTER/
RECEIVER
SDA
SCL
I2C-BUS
MULTIPLEXER
SLAVE
Fig 15. Acknowledgement on the I2C-bus
002aaa987
S
START
condition
9
8
2
1
clock pulse for
acknowledgement
not acknowledge
acknowledge
data output
by transmitter
data output
by receiver
SCL from master
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 38DSP11B10M1GT | SWITCH PUSHBUTTON SPDT 6A 125V |
| W3A45A271KAT2A | CAP ARRAY 4CH 270PF 50V 0612 |
| W3A45A221KAT2A | CAP ARRAY 4CH 220PF 50V 0612 |
| EB2011G | SWITCH PUSH SPDT 0.4VA 28V |
| W3A43C223MAT2A | CAP ARRAY 4CH 0.022UF 25V 0612 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PCA9539BS118 | 制造商:Rochester Electronics LLC 功能描述: 制造商:NXP 功能描述: 制造商:NXP Semiconductors 功能描述: |
| PCA9539BSHP | 功能描述:I/O Expander 16 I2C 400kHz 24-HVQFN (4x4) 制造商:nxp semiconductors 系列:- 包裝:剪切帶（CT） 零件狀態(tài):停產(chǎn) I/O 數(shù):16 接口:I2C 中斷輸出:是 特性:POR 輸出類型:開路漏極 電流 - 灌/拉輸出:50mA 頻率 - 時(shí)鐘:400kHz 電壓 - 電源:2.3 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應(yīng)商器件封裝:24-HVQFN（4x4） 標(biāo)準(zhǔn)包裝:1 |
| PCA9539BS-T | 制造商:NXP Semiconductors 功能描述:I2C/SMBus GPIO Expander 5.5V 24-Pin HVQFN EP T/R |
| PCA9539D | 功能描述:接口-I/O擴(kuò)展器 I2C/SMBUS 16BIT GPIO RoHS:否 制造商:NXP Semiconductors 邏輯系列: 輸入/輸出端數(shù)量: 最大工作頻率:100 kHz 工作電源電壓:1.65 V to 5.5 V 工作溫度范圍:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:HVQFN-16 封裝:Reel |
| PCA9539D,112 | 功能描述:接口-I/O擴(kuò)展器 I2C/SMBUS 16BIT GPIO RoHS:否 制造商:NXP Semiconductors 邏輯系列: 輸入/輸出端數(shù)量: 最大工作頻率:100 kHz 工作電源電壓:1.65 V to 5.5 V 工作溫度范圍:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:HVQFN-16 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。