- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369950 > PCK111 (NXP Semiconductors N.V.) Low voltage 1:10 differential PECL clock driver PDF資料下載
參數(shù)資料
| 型號(hào)： | PCK111 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | Low voltage 1:10 differential PECL clock driver |
| 中文描述： | 1:10低電壓差分PECL時(shí)鐘驅(qū)動(dòng)器 |
| 文件頁(yè)數(shù)： | 2/8頁(yè) |
| 文件大小： | 65K |
| 代理商： | PCK111 |
Philips Semiconductors
Product data
PCK111
Low voltage 1:10 differential
PECL clock driver
2
2001 Sep 07
853-2281 27052
FEATURES
100 ps part-to-part skew typical
35 ps output-to-output skew typical
Differential design
V
BB
output
Low voltage V
CC
range of +2.375 V to +3.8 V for PECL
75 k
input pull-down resistors
ECL/PECL outputs
Form, fit, and function compatible with MC100EP111
DESCRIPTION
The PCK111 is a low skew 1-to-10 differential driver, designed with
clock distribution in mind. It accepts two clock sources into an input
multiplexer. The PECL input signals can be either differential or
single-ended if the V
BB
output is used. The selected signal is fanned
out to 10 identical differential outputs.
The PCK111 is specifically designed, modeled and produced with
low skew as the key goal. Optimal design and layout serve to
minimize gate-to-gate skew within a device, and empirical modeling
is used to determine process control limits that ensure consistent
t
PD
distributions from lot to lot. The net result is a dependable,
guaranteed low skew device.
To ensure that the tight skew specification is met, it is necessary that
both sides of the differential output are terminated into 50
, even if
only one side is being used. In most applications, all ten differential
pairs will be used, and therefore terminated. In the case where fewer
than ten pairs are used, it is necessary to terminate at least the
output pairs on the same package side as the pair(s) being used on
that side, in order to maintain minimum skew. Failure to do this will
result in small degradations of propagation delay (on the order of
10–20 ps) of the output(s) being used, which, while not being
catastrophic to most designs, will mean a loss of skew margin.
The PCK111 can be used for high performance clock distribution in
+3.3 V or +2.5 V systems. Designers can take advantage of the
PCK111’s performance to distribute low skew clocks across the
backplane or the board. In a PECL environment, series or Thevenin
line terminations are typically used as they require no additional
power supplies.
The PCK111 may be driven single-endedly utilizing the V
BB
bias
output with the CLK0 input. If a single-ended signal is to be used,
the V
BB
pin should be connected to the CLK0 input and bypassed to
ground via a 0.01
μ
F capacitor. The V
BB
output can only source/sink
0.2 mA, therefore, it should be used as a switching reference for the
PCK111 only. Part-to-part skew specifications are not guaranteed
when driving the PCK111 single-endedly.
PINNING
Pin configuration
V
BB
24
23
22
21
20
19
18
17
9
1
1
1
1
1
1
1
Q3
Q3
Q4
Q4
Q5
Q5
Q6
Q6
1
2
3
4
5
6
7
8
3
3
3
2
2
2
2
2
PCK111
SW00907
V
Q
Q
Q
Q
Q
Q
CLK_SEL
CLK0
CLK0
CLK1
CLK1
Q
Q
Q
Q
Q
Q
V
EE
V
CC
C
V
C
V
C
V
C
Figure 1. Pin configuration
Pin description
SYMBOL
PIN
DESCRIPTION
V
CC
CLK_SEL
1
Supply voltage
2
Active clock select input
CLK0, CLK0
3, 4
Differential ECL/PECL input pair
V
BB
CLK1, CLK1
5
V
BB
output
Differential HSTL input pair
6, 7
V
EE
V
CCO
8
Ground
9, 16, 25, 32
Output drive power supply
voltage
Q0–Q9
31, 29, 27, 24,
22, 20, 18, 15,
13, 11
Differential PECL outputs
Q0–Q9
30, 28, 26, 23,
21, 19, 17, 14,
12, 10
Differential PECL outputs
ORDERING INFORMATION
Type n mber
Type number
Package
Temperature
range
Name
LQFP32
Description
plastic low profile quad flat package; 32 leads; body 7
×
7
×
1.4 mm
Version
SOT358-1
PCK111BD
–40 to +70
°
C
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PCK111BD | Low voltage 1:10 differential PECL clock driver |
| PCK12429 | 25-400 MHz differential PECL clock generator |
| PCK12429A | 25-400 MHz differential PECL clock generator |
| PCK12429BD | 25-400 MHz differential PECL clock generator |
| PCK12429D | 25-400 MHz differential PECL clock generator |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PCK111BD | 功能描述:時(shí)鐘驅(qū)動(dòng)器及分配 LOWVOLT 1:10 DIFF PECL CLK DR RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel |
| PCK111BD,118 | 功能描述:時(shí)鐘驅(qū)動(dòng)器及分配 LOWVOLT 1:10 DIFF RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel |
| PCK111BD,128 | 功能描述:時(shí)鐘驅(qū)動(dòng)器及分配 LO VOLT 1:1 DIFF RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel |
| PCK111BD,151 | 功能描述:時(shí)鐘驅(qū)動(dòng)器及分配 LOWVOLT 1:10 DIFF RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel |
| PCK111BD,157 | 功能描述:時(shí)鐘驅(qū)動(dòng)器及分配 LOWVOLT 1:10 DIFF RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。