- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369951 > PCM1600Y 24-Bit, 96kHz Sampling, 6-Channel, Enhanced Multi-Level, Delta-Sigma DIGITAL-TO-ANALOG CONVERTER PDF資料下載
參數(shù)資料
| 型號： | PCM1600Y |
| 英文描述： | 24-Bit, 96kHz Sampling, 6-Channel, Enhanced Multi-Level, Delta-Sigma DIGITAL-TO-ANALOG CONVERTER |
| 中文描述： | 24位，96kHz采樣，6通道，增強的多級，Δ-Σ數(shù)字模擬轉(zhuǎn)換器 |
| 文件頁數(shù)： | 9/28頁 |
| 文件大?。?/td> | 253K |
| 代理商： | PCM1600Y |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
9
PCM1600, PCM1601
FIGURE 1. System Clock Input Timing.
SYSTEM CLOCK AND RESET
FUNCTIONS
SYSTEM CLOCK INPUT
The PCM1600 and PCM1601 require a system clock for
operating the digital interpolation filters and multi-level
delta-sigma modulators. The system clock is applied at the
SCLKI input (pin 38). For sampling rates from 10kHz
through 64kHz, the system clock frequency may be 256,
384, 512, or 768 times the sampling frequency, f
S
. For
sampling rates above 64kHz, the system clock frequency
may be 256, 384, or 512 times the sampling frequency.
Table I shows examples of system clock frequencies for
common audio sampling rates.
Figure 1 shows the timing requirements for the system clock
input. For optimal performance, it is important to use a clock
source with low phase jitter and noise. Burr-Brown’s
PLL1700 multi-clock generator is an excellent choice for
providing the PCM1600 system clock source.
SYSTEM CLOCK OUTPUT
A buffered version of the system clock input is available at
the SCLKO output (pin 39). SCLKO can operate at either
full (f
SCLKI
) or half (f
SCLKI
/2) rate. The SCLKO output
frequency may be programmed using the CLKD bit of
Control Register 9. The SCLKO output pin can also be
enabled or disabled using the CLKE bit of Control Register
9. The default is SCLKO enabled.
POWER-ON AND EXTERNAL RESET FUNCTIONS
The PCM1600 includes a power-on reset function. Figure 2
shows the operation of this function.
The system clock input at SCLKI should be active for at
least one clock period prior to V
DD
= 2.0V. With the system
clock active and V
DD
> 2.0V, the power-on reset function
will be enabled. The initialization sequence requires 1024
system clocks from the time V
DD
> 2.0V. After the initial-
ization period, the PCM1600 will be set to its reset default
state, as described in the Mode Control Register section of
this data sheet.
The PCM1600 also includes an external reset capability
using the RST input (pin 37). This allows an external
controller or master reset circuit to force the PCM1600 to
initialize to its reset default state. For normal operation, RST
should be set to a logic ‘1’.
Figure 3 shows the external reset operation and timing. The
RST pin is set to logic ‘0’ for a minimum of 20ns. The RST
pin is then set to a logic ‘1’ state, which starts the initializa-
tion sequence, which lasts for 1024 system clock periods.
After the initialization sequence is completed, the PCM1600
will be set to its reset default state, as described in the Mode
Control Registers section of this data sheet.
t
SCLKIH
t
SCLKIH
f
SCLKI
System Clock Pulse Width High t
SCLKIH
System Clock Pulse Width Low t
SCLKIL
: 7ns min
: 7ns min
2.0V
0.8V
“H”
“L”
SCLKI
SAMPLING
FREQUENCY (f
S
)
256f
S
384f
S
512f
S
768f
S
22.05kHz
24kHz
32kHz
44.1kHz
48kHz
64kHz
88.2kHz
96kHz
5.6448
6.1440
8.1920
11.2896
12.2880
16.3840
22.5792
24.5760
8.4670
9.2160
12.2880
16.9340
18.4320
24.5760
33.8688
36.8640
11.2896
12.2880
16.3840
22.5792
24.5760
32.7680
45.1584
49.1520
16.9340
18.4320
24.5760
33.8688
36.8640
49.1520
See Note 1
See Note 1
NOTE: (1) The 768f
S
system clock rate is not supported for f
S
> 64kHz.
TABLE I. System Clock Rates for Common Audio Sampling
Frequencies.
SYSTEM CLOCK FREQUENCY (MHz)
SCLKI (Pin 38)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PCM1601Y | 24-Bit, 96kHz Sampling, 6-Channel, Enhanced Multi-Level, Delta-Sigma DIGITAL-TO-ANALOG CONVERTER |
| PCM1700U-K | Dual 18-Bit Monolithic Audio DIGITAL-TO-ANALOG CONVERTER |
| PCM1700U-J | Dual 18-Bit Monolithic Audio DIGITAL-TO-ANALOG CONVERTER |
| PCM1700 | Dual 18-Bit Monolithic Audio DIGITAL-TO-ANALOG CONVERTER |
| PCM1700P | Dual 18-Bit Monolithic Audio DIGITAL-TO-ANALOG CONVERTER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PCM1600Y/2K | 功能描述:音頻數(shù)/模轉(zhuǎn)換器 IC 24-Bit 96kHz Smplg 6Ch Enh Mltl D-S DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量: 分辨率:16 bit 接口類型:I2S, UBS 轉(zhuǎn)換速率: 信噪比:98 dB 工作電源電壓:5 V DAC 輸出端數(shù)量:2 工作溫度范圍:- 25 C to + 85 C 電源電流:23 mA 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFP-32 封裝:Reel |
| PCM1600Y/2KG4 | 功能描述:音頻數(shù)/模轉(zhuǎn)換器 IC 24-Bit 96kHz Smplg 6Ch Enh Mltl D-S DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量: 分辨率:16 bit 接口類型:I2S, UBS 轉(zhuǎn)換速率: 信噪比:98 dB 工作電源電壓:5 V DAC 輸出端數(shù)量:2 工作溫度范圍:- 25 C to + 85 C 電源電流:23 mA 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFP-32 封裝:Reel |
| PCM1600Y1T2 | 制造商:Panasonic Industrial Company 功能描述:IC |
| PCM1600YG4 | 功能描述:音頻數(shù)/模轉(zhuǎn)換器 IC 6CH AUDIO DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量: 分辨率:16 bit 接口類型:I2S, UBS 轉(zhuǎn)換速率: 信噪比:98 dB 工作電源電壓:5 V DAC 輸出端數(shù)量:2 工作溫度范圍:- 25 C to + 85 C 電源電流:23 mA 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFP-32 封裝:Reel |
| PCM1601 | 制造商:BB 制造商全稱:BB 功能描述:24-Bit, 96kHz Sampling, 6-Channel, Enhanced Multi-Level, Delta-Sigma DIGITAL-TO-ANALOG CONVERTER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。