- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2015 > PCM1792DB (Texas Instruments)IC 24BIT AUDIO STEREO DAC 28SSOP PDF資料下載
參數(shù)資料
| 型號： | PCM1792DB |
| 廠商： | Texas Instruments |
| 文件頁數(shù)： | 41/61頁 |
| 文件大小： | 0K |
| 描述： | IC 24BIT AUDIO STEREO DAC 28SSOP |
| 產(chǎn)品培訓模塊： | Data Converter Basics |
| 標準包裝： | 47 |
| 位數(shù)： | 24 |
| 數(shù)據(jù)接口： | I²C，串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 2 |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -25°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 28-SSOP（0.209"，5.30mm 寬） |
| 供應商設備封裝： | 28-SSOP |
| 包裝： | 管件 |
| 輸出數(shù)目和類型： | 2 電壓，單極 |
| 采樣率（每秒）： | 200k |
| 產(chǎn)品目錄頁面： | 903 (CN2011-ZH PDF) |
| 其它名稱： | 296-15313-5 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁當前第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁
PCM1792
SLES069B MARCH 2003 REVISED NOVEMBER 2006
www.ti.com
46
TDMCA Mode Determination
The PCM1792 recognizes the TDMCA mode automatically when it receives an LRCK signal with a pulse duration
of two BCK clocks. If the TDMCA mode operation is not needed, the duty cycle of LRCK must be 50%. Figure 54
shows the LRCK and BCK timing that determines the TDMCA mode. The PCM1792 enters the TDMCA mode after
two continuous TDMCA frames. Any TDMCA commands can be issued during the next TDMCA frame after the
TDMCA mode is entered.
Pre-TDMCA Frame
BCK
LRCK
2 BCK
TDMCA Frame
Command
Accept
Figure 54. LRCK and BCK Timing of Determination TDMCA Mode
TDMCA Terminals
TDMCA requires six signals, of which four signals are for command and audio data interface, and two pairs of signals
which are for daisy chaining. Those signals can be shared as in the following table. The DO signal has a 3-state output
so that it can be connected directly to other devices.
TERMINAL
NAME
TDMCA
NAME
PROPERTY
DESCRIPTION
LRCK
input
TDMCA frame start signal. It must be the same as the sampling frequency.
BCK
input
TDMCA clock. Its frequency must be high enough to communicate a TDMCA frame within an LRCK
cycle.
DATA
DI
input
TDMCA command and audio data input signal
MDO
DO
output
TDMCA command data 3-state output signal
MC
DCI
input
TDMCA daisy-chain input signal
MS
DCO
output
TDMCA daisy-chain output signal
Device ID Determination
The TDMCA mode also supports a multichip implementation in one system. This means a host controller (DSP) can
simultaneously support several TDMCA devices, which can be of the same type or different types, including PCM
devices. The PCM devices are categorized as IN device, OUT device, IN/OUT device, and NO device. The IN device
has an input port to get audio data, the OUT device has an output port to supply audio data, the IN/OUT device has
both input and output ports for audio data, and the NO device has no port for audio data but needs command data
from the host. A DAC is an IN device, an ADC is an OUT device, a CODEC is an IN/OUT device, and a PLL is a NO
device. The PCM1792 is an IN device. For the host controller to distinguish the devices, each device is assigned its
own device ID by the daisy chain. The devices obtain their own device IDs automatically by connecting their DCI to
the DCO of the preceding device and their DCO to the DCI of the following device in the daisy chain. The daisy chains
are categorized as the IN chain and the OUT chain, which are completely independent and equivalent. Figure 55
shows an example daisy chain connection. If a system needs to chain the PCM1792 and a NO device in the same
IN or OUT chain, the NO device should be chained at the back end of the chain because it does not require any audio
data. Figure 56 shows an example of TDMCA system including an IN chain and an OUT chain with a TI DSP. For
a device to get its own device ID, the DID signal must be set to 1 (see the Command Field section for details), and
LRCK and BCK must be driven in the TDMCA mode for all PCM devices which are chained. The device at the top
of the chain knows its device ID is 1 because its DCI is fixed HIGH. Other devices count the BCK pulses and observe
their own DCI signal to determine their position and ID. Figure 57 shows the initialization of each device ID.
相關PDF資料 |
PDF描述 |
|---|---|
| PCM3168ATPAPQ1 | IC 24-BIT AUDIO CODEC 64-HTQFP |
| PCM3168ATPAPRQ1G4 | IC 24-BIT AUDIO CODEC 64-HTQFP |
| PI6C20400LE | IC CLOCK BUFF DIFF 28-TSSOP |
| PI6C21200VE | IC 1:12 CLOCK DVR PCI-EX 56-SSOP |
| PI6C410MAE | IC CLK GEN INTEL PCI-EX 56-TSSOP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| PCM1792DB | 制造商:Texas Instruments 功能描述:24BIT AUDIO DAC SMD 1792 SSOP28 |
| PCM1792DBG4 | 功能描述:音頻數(shù)/模轉(zhuǎn)換器 IC 24-Bit 192kHz Smplng Adv Stg Stereo DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量: 分辨率:16 bit 接口類型:I2S, UBS 轉(zhuǎn)換速率: 信噪比:98 dB 工作電源電壓:5 V DAC 輸出端數(shù)量:2 工作溫度范圍:- 25 C to + 85 C 電源電流:23 mA 安裝風格:SMD/SMT 封裝 / 箱體:TQFP-32 封裝:Reel |
| PCM1792DBR | 功能描述:音頻數(shù)/模轉(zhuǎn)換器 IC 24-Bit 192kHz Smplng Adv Stg Stereo DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量: 分辨率:16 bit 接口類型:I2S, UBS 轉(zhuǎn)換速率: 信噪比:98 dB 工作電源電壓:5 V DAC 輸出端數(shù)量:2 工作溫度范圍:- 25 C to + 85 C 電源電流:23 mA 安裝風格:SMD/SMT 封裝 / 箱體:TQFP-32 封裝:Reel |
| PCM1792DBRG4 | 功能描述:音頻數(shù)/模轉(zhuǎn)換器 IC 24-Bit 192kHz Smplng Adv Stg Stereo DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量: 分辨率:16 bit 接口類型:I2S, UBS 轉(zhuǎn)換速率: 信噪比:98 dB 工作電源電壓:5 V DAC 輸出端數(shù)量:2 工作溫度范圍:- 25 C to + 85 C 電源電流:23 mA 安裝風格:SMD/SMT 封裝 / 箱體:TQFP-32 封裝:Reel |
| PCM1793 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:24 BIT 192KHZ SAMPLING ADVANCED SEGMENT AUDIO STEREO DIGITAL TO ANALOG CONVERTER |
發(fā)布緊急采購，3分鐘左右您將得到回復。