- 您現在的位置：買賣IC網 > PDF目錄369952 > PCM3002EGE6 16/20-BIT SINGLE-ENDED ANALOG INPUT/OUTPUT STEREO AUDIO CODECS PDF資料下載
參數資料
| 型號： | PCM3002EGE6 |
| 元件分類： | Codec |
| 英文描述： | 16/20-BIT SINGLE-ENDED ANALOG INPUT/OUTPUT STEREO AUDIO CODECS |
| 中文描述： | 16/20-BIT單端模擬輸入/輸出立體聲編解碼器 |
| 文件頁數： | 28/39頁 |
| 文件大?。?/td> | 515K |
| 代理商： | PCM3002EGE6 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁當前第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁
www.ti.com
PROGRAM REGISTER 1
res:
Bits 15–11: Reserved
These bits are reserved and should be set to 0.
PROGRAM REGISTER 2
res:
Bits 15–11: Reserved
These bits are reserved and should be set to 0.
PCM3002
PCM3003
SBAS079A–OCTOBER 2000–REVISED OCTOBER 2004
A[1:0]
Bits 10, 9: Register address
These bits define the address for register 0:
A1
0
A0
0
REGISTER
Register 0
LDL
Bit 8: DAC attenuation data load control for left channel
This bit is used to set analog outputs of the left and right channels simultaneously. The output level
is controlled by AL[7:0] attenuation data when this bit is set to 1. When set to 0, the new attenuation
data is ignored, and the output level remains at the previous attenuation level. The LDR bit in
register 1 has the equivalent function as LDL. When either LDL or LDR is set to 1, the output levels
of the left and right channels are controlled simultaneously.
AL (7:0)
Bits 7–0: DAC attenuation data for left channel
AL7 and AL0 are the MSB and LSB, respectively. The attenuation level (ATT) is given by:
ATT = 20
×
log
10
(AL[7:0]/256) [dB], except AL[7:0] = FFh
ATTENUATION LEVEL
–
∞
dB (mute)
–48.16 dB
:
–0.07 dB
0 dB (default)
AL[7:0]
00h
01h
:
FEh
FFh
A[1:0]
Bits 10, 9: Register address
These bits define the address for register 1:
A1
0
A0
1
REGISTER
Register 1
LDR
Bit 8: DAC attenuation data load control for right channel
This bit is used to set analog outputs of the left and right channels simultaneously. The output level
is controlled by AR[7:0] attenuation data when this bit is set to 1. When set to 0, the new
attenuation data is ignored, and the output level remains at the previous attenuation level. The LDL
bit in register 0 has the equivalent function as LDR. When either LDL or LDR is set to 1, the output
levels of the left and right channels are controlled simultaneously.
AR[7:0]
Bits 7–0: DAC attenuation data for right channel
AR7 and AR0 are the MSB and LSB, respectively.
ATT = 20
×
log
10
(AR[7:0]/256) [dB], except AR[7:0] = FFh
ATTENUATION LEVEL
–
∞
dB (mute)
–48.16 dB
:
–0.07 dB
0 dB (default)
AR[7:0]
00h
01h
:
FEh
FFh
28
相關PDF資料 |
PDF描述 |
|---|---|
| PCM3003EG4 | 16/20-BIT SINGLE-ENDED ANALOG INPUT/OUTPUT STEREO AUDIO CODECS |
| PCM3060 | 24-BIT, 96/192-kHz ASYNCHRONOUS STEREO AUDIO CODEC |
| PCM3060PW | 24-BIT, 96/192-kHz ASYNCHRONOUS STEREO AUDIO CODEC |
| PCM3060PWR | 24-BIT, 96/192-kHz ASYNCHRONOUS STEREO AUDIO CODEC |
| PCM3500DATASHEET | PCM3500 Data Sheet - Low Voltage. Low Power. 16-Bit. Mono SoundPlus VOICE |
相關代理商/技術參數 |
參數描述 |
|---|---|
| PCM3003 | 制造商:BB 制造商全稱:BB 功能描述:16-/20-Bit Single-Ended Analog Input/Output STEREO AUDIO CODECs |
| PCM-300-324 | 功能描述:電線鑒定 Pre-Printed WM Card, Vinyl Cloth, .22" W RoHS:否 制造商:TE Connectivity / Q-Cees 產品:Labels and Signs 類型: 材料:Vinyl 顏色:Blue 寬度:0.625 in 長度:1 in |
| PCM3003E | 功能描述:接口—CODEC 16/20-Bit Sngl-end Anlg I/O Ster Codec RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉換速率:48 kSPs 接口類型:I2C ADC 數量:2 DAC 數量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| PCM3003E | 制造商:Texas Instruments 功能描述:IC AUDIO CODEC SMD 3003 SSOP24 |
| PCM3003E/2K | 功能描述:接口—CODEC 16/20-Bit Sngl-end Anlg I/O Ster Codec RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉換速率:48 kSPs 接口類型:I2C ADC 數量:2 DAC 數量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。