- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378045 > PCM3008T2K (Texas Instruments, Inc.) LOW POWER AND LOW VOLTAGE 16-BIT, SINGLE-ENDED ANALOG INPUT/OUTPUT STEREO AUDIO CODEC PDF資料下載
參數(shù)資料
| 型號： | PCM3008T2K |
| 廠商： | Texas Instruments, Inc. |
| 元件分類： | Codec |
| 英文描述： | LOW POWER AND LOW VOLTAGE 16-BIT, SINGLE-ENDED ANALOG INPUT/OUTPUT STEREO AUDIO CODEC |
| 中文描述： | 低功率及低電壓的16位單端模擬輸入/輸出立體聲音頻編解碼 |
| 文件頁數(shù)： | 7/27頁 |
| 文件大?。?/td> | 424K |
| 代理商： | PCM3008T2K |
第1頁第2頁第3頁第4頁第5頁第6頁當前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁
PCM3008
SLAS332
–
APRIL 2001
7
www.ti.com
theory of operation
ADC section
The PCM3008 ADC consists of a reference circuit, a stereo single-to-differential converter, a stereo fully
differential 5th-order delta-sigma modulator, a digital decimation filter with high pass filter function and a serial
interface circuit. The block diagram in this data sheet illustrates the architecture of the ADC section and Figure
1 shows the single-to-differential converter.
An internal reference circuit with one external capacitor provides all reference voltages required by the ADC
and DAC. The internal single-to-differential voltage converter saves the design, space and extra parts needed
for external circuitry required by many delta-sigma converters. The internal full-differential signal processing
architecture provides a wide dynamic range and excellent power supply rejection performance. The input signal
is sampled at 64
×
oversampling rate, eliminating the need for a sample-and-hold circuit, and simplifying
anti-alias filtering requirements. The 5th-order delta-sigma noise shaper consists of five integrators that use a
switched-capacitor topology, a comparator and a feedback loop consisting of a one-bit DAC. The delta-sigma
modulator shapes the quantization noise, shifting it out of the audio band in the frequency domain.
The 64f
s
one-bit data stream from the modulator is converted to 1f
s
16-bit data words by the decimation filter,
which also acts as a low pass filter to remove the shaped quantization noise. The dc components are removed
by a high pass filter function contained within the decimation filter.
DAC section
The PCM3008 DAC consists of a serial interface circuit, a 8
×
digital interpolation filter with de-emphasis filter
function, a stereo 5th-order delta-sigma modulator, and a stereo analog FIR filter with LPF and output buffer
amplifier. The block diagram in this data sheet illustrates the architecture of the DAC section. 1f
s
16-bit audio
data is converted to 8f
s
18-bit data by an 8
×
oversampling interpolation filter, and then converted to 64f
s
one-bit
data by delta-sigma modulator. One-bit digital data is converted to an analog signal by a current source D to
A, and then high frequency components of the shaped quantization noise out of band is reduced by the analog
FIR filter and LPF. The fade in, fade out function in digital domain, and V
OUT
control circuit in analog domain
provide a pop-noise free muting function that is required for the power down on/off control sequence.
system clock
The system clock for PCM3008 must be either 256f
s
, 384f
s
or 512f
s
, where f
s
is the audio sampling frequency.
The system clock must be supplied on SYSCK (pin 11). PCM3008 also has a system clock detection circuit that
automatically senses 256f
s
, 384f
s
or 512f
s
mode, and when 384f
s
or 512f
s
system clock is used, the clock is
divided into 256f
s
automatically. The 256f
s
clock is used to operate the digital filter and the modulator. The
system clock must be supplied whenever power is applied and either PDAD or PDDA is HIGH, as the PCM3008
uses dynamic circuits internally. Table 1 lists the relationship of typical sampling frequency and system clock
frequency, and Figure 2 illustrates the system clock timing.
tSCKL
1/256 fs, 1/384 fs or 1/512 fs
0.7 VCC
0.3 VCC
tSCKH
H
L
SYSCK
SYMBOL
DEFINITION
MIN
UNIT
tSCKH
tSCKL
System clock pulse width HIGH
15
ns
System clock pulse width LOW
15
ns
Figure 2. System Clock Timing
相關PDF資料 |
PDF描述 |
|---|---|
| PCM4108PAPR | HIGH-PERFORMANCE, 24-BIT, 216kHz SAMPLING, EIGHT-CHANNEL AUDIO DIGITAL-TO-ANALOG CONVERTER |
| PCM4108PAPT | HIGH-PERFORMANCE, 24-BIT, 216kHz SAMPLING, EIGHT-CHANNEL AUDIO DIGITAL-TO-ANALOG CONVERTER |
| PCM4108 | HIGH-PERFORMANCE, 24-BIT, 216kHz SAMPLING, EIGHT-CHANNEL AUDIO DIGITAL-TO-ANALOG CONVERTER |
| PCM4108CPAPR | HIGH-PERFORMANCE, 24-BIT, 216kHz SAMPLING, EIGHT-CHANNEL AUDIO DIGITAL-TO-ANALOG CONVERTER |
| PCM4108CPAPT | HIGH-PERFORMANCE, 24-BIT, 216kHz SAMPLING, EIGHT-CHANNEL AUDIO DIGITAL-TO-ANALOG CONVERTER |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| PCM3008TG4 | 功能描述:接口—CODEC Lo-Vlt/Lo-Pwr Sngl-end Alg I/O RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| PCM3010 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:24-BIT STEREO AUDIO CODEC WITH 96-kHz ADC, 192-kHz DAC, AND SINGLE-ENDED ANALOG INPUT/OUTPUT |
| PCM3010DB | 功能描述:接口—CODEC 24-Bit Stereo Audio Codec RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| PCM3010DBG4 | 功能描述:接口—CODEC 24-Bit Stereo Audio Codec RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| PCM3010DBR | 功能描述:接口—CODEC 24-Bit Stereo Audio Codec RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。