- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367871 > PDSP16116AMC (Zarlink Semiconductor Inc.) 16 by 16 Bit Complex Multiplier PDF資料下載
參數(shù)資料
| 型號： | PDSP16116AMC |
| 廠商： | Zarlink Semiconductor Inc. |
| 英文描述： | 16 by 16 Bit Complex Multiplier |
| 中文描述： | 16 16位復合乘法器 |
| 文件頁數(shù)： | 13/18頁 |
| 文件大?。?/td> | 157K |
| 代理商： | PDSP16116AMC |
PDSP16116/A/MC
13
The butterfly operation
The butterfly operation is the arithmetic operation which is
repeated many times to produce an FFT. The PDSP16116A
based butterfly processor performs this operation in a low
power high accuracy chip set.
A new butterfly operation is commenced each cycle,
requiring a new set of data for , B, W, WTA and WTB. Five
cycles later, the corresponding results A' and B' are produced
along with their associated WTOUT. In between, the signals
SFTA and SFTR are produced and acted upon by the shifters
in the PDSP1601/A and PDSP16318/A. The timing of the data
and control signals is shown in Fig.6.
The results (A' and B') of each butterfly calculation in a
pass must be stored away to be used later as the input data
(A and B) in the next pass. Each result must be stored together
with its associated word tag, WTOUT. Although WTOUT is
common to both A' and B', it must be stored separately with
each word as the words are used on different cycles during the
next pass. At the inputs, the word tag associated with the A
word is known as WTA and the word tag associated with the
B word is known as WTB. Hence, the WTOUTs from one pass
will become the WTAs and WTBs for the following pass. It
should be noted that the first pass is unique in that word tags
need not be input into the butterfly as all data initially has the
same weighting. Hence, during the first pass alone, the inputs
WTA and WTB are ignored.
Figure 6 - Butterfly Operation
W
B
B'
A
A'
A' = A + B. W
B' = A - B. W
Figre 7 Butterfly Data and Control Signals
n-2
n-1
n
n+1
n+2
n+3
n
n+1
n+2
n+3
n+4
n+5
n
n+1
n+2
n+3
n+4
n+5
n
n+1
n+2
n+3
n+4
n+5
n-3
n-2
n-1
n
n+1
n+2
n-2
n-1
n-1
n
n+1
n+2
n-3
n-2
n-1
n
n+1
n+2
n-5
n-4
n-3
n-2
n-1
n
n-5
n-4
n-3
n-2
n-1
n
CLK
Present Br, Bi,
Wr, Wi to inputs
Present WTA,
WTB to inputs
Present Ar,
Ai to inputs
Output SFTA
Output SFTR
Output Pr, Pi
Output DAr, DAi
Output WTOUT
Output A'r, A'i, B'r, B'i
相關PDF資料 |
PDF描述 |
|---|---|
| PDSP16116AMCAC1R | 16 by 16 Bit Complex Multiplier |
| PDSP16116AMCGC1R | 16 by 16 Bit Complex Multiplier |
| PDSP16116MC | 16 by 16 Bit Complex Multiplier |
| PDSP16116MCAC1R | 16 by 16 Bit Complex Multiplier |
| PDSP16116MCGC1R | 16 by 16 Bit Complex Multiplier |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| PDSP16116AMCAC1R | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:16 by 16 Bit Complex Multiplier |
| PDSP16116AMCGC1R | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:16 by 16 Bit Complex Multiplier |
| PDSP16116AMCGGDR | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:16 X 16 Bit Complex Multiplier |
| PDSP16116B0/AC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Multiplier |
| PDSP16116BB0AC | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:16 X 16 Bit Complex Multiplier |
發(fā)布緊急采購，3分鐘左右您將得到回復。