- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367879 > PDU1032H-8MC5 (Data Delay Devices, Inc.) 5-BIT, ECL-INTERFACED PROGRAMMABLE DELAY LINE (SERIES PDU1032H) PDF資料下載
參數(shù)資料
| 型號(hào)： | PDU1032H-8MC5 |
| 廠商： | Data Delay Devices, Inc. |
| 英文描述： | 5-BIT, ECL-INTERFACED PROGRAMMABLE DELAY LINE (SERIES PDU1032H) |
| 中文描述： | 5位，經(jīng)過ECL接口可編程延遲線（系列PDU1032H） |
| 文件頁數(shù)： | 1/5頁 |
| 文件大?。?/td> | 148K |
| 代理商： | PDU1032H-8MC5 |
PDU1032H
5-BIT, ECL-INTERFACED
PROGRAMMABLE DELAY LINE
(SERIES PDU1032H)
FEATURES
Digitally programmable in 32 delay steps
Monotonic delay-versus-address variation
Precise and stable delays
Input & outputs fully 10KH-ECL interfaced &
buffered
Fits 32-pin DIP socket
PACKAGES
FUNCTIONAL DESCRIPTION
The PDU1032H-series device is a 5-bit digitally programmable delay line.
The delay, TD
A
, from the input pin (IN) to the output pin (OUT) depends
on the address code (A4-A0) according to the following formula:
TD
A
= TD
0
+ T
INC
* A
where A is the address code, T
INC
is the incremental delay of the device,
and TD
0
is the inherent delay of the device. The incremental delay is
specified by the dash number of the device and can range from 0.5ns through 20ns, inclusively. The
enable pin (ENB) is held LOW during normal operation. When this signal is brought HIGH, OUT is forced
into a LOW state. The address is not latched and must remain asserted during normal operation.
SERIES SPECIFICATIONS
Total programmed delay tolerance:
5% or 2ns,
whichever is greater
Inherent delay (TD
0
):
5.5ns typical for dash numbers
up to 5, greater for larger #’s
Setup time and propagation delay:
Address to input setup (T
AIS
):
3.6ns
Disable to output delay (T
DISO
):
1.7ns typical
Operating temperature:
0
°
to 70
°
C
Temperature coefficient:
100PPM/
°
C (excludes TD
0
)
Supply voltage V
EE
:
-5VDC
±
5%
Power Dissipation:
615mw typical (no load)
Minimum pulse width:
20% of total delay
2003 Data Delay Devices
32
31
26
25
24
17
1
2
7
8
9
11
15
16
GND
ENB
A0
VEE
GND
IN
A3
VEE
GND
OUT
A1
A2
GND
A4
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
21
NC
NC
OUT
GND
ENB
NC
NC
NC
GND
ENB
NC
NC
NC
NC
NC
NC
NC
GND
ENB
IN
NC
NC
A2
A1
VEE
A0
NC
NC
A4
VEE
A3
NC
NC
NC
NC
NC
NC
NC
VEE
NC
PDU1032H-xxC5
PDU1032H-xxMC5 Mil SMD
SMD
PDU1032H-xx DIP
PDU1032H-xxM Mil DIP
PIN DESCRIPTIONS
IN
Signal Input
OUT Signal Output
A0-A4 Address Bits
ENB Output Enable
VEE -5 Volts
GND Ground
DASH NUMBER SPECIFICATIONS
Part
Number
Per Step (ns)
PDU1032H-.5
0.5
±
0.3
PDU1032H-1
1.0
±
0.5
PDU1032H-2
2.0
±
0.5
PDU1032H-3
3.0
±
1.0
PDU1032H-4
4.0
±
1.0
PDU1032H-5
5.0
±
1.0
PDU1032H-6
6.0
±
1.0
PDU1032H-8
8.0
±
1.0
PDU1032H-10
10.0
±
1.5
PDU1032H-12
12.0
±
1.5
PDU1032H-15
15.0
±
1.5
PDU1032H-20
20.0
±
2.0
NOTE: Any dash number between .5 and 20
not shown is also available.
Incremental Delay
Total
Delay (ns)
15.5
±
2.0
31
±
2.0
62
±
3.1
93
±
4.6
124
±
6.2
155
±
7.8
186
±
9.3
248
±
12.4
310
±
15.5
372
±
18.6
465
±
23.2
620
±
31.0
Doc #97045
2/25/03
DATA DELAY DEVICES, INC.
3 Mt. Prospect Ave. Clifton, NJ 07013
1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PDU1032H-.5C5 | 5-BIT, ECL-INTERFACED PROGRAMMABLE DELAY LINE (SERIES PDU1032H) |
| PDU1032H-.5MC5 | 5-BIT, ECL-INTERFACED PROGRAMMABLE DELAY LINE (SERIES PDU1032H) |
| PDU1032H-10C5 | 5-BIT, ECL-INTERFACED PROGRAMMABLE DELAY LINE (SERIES PDU1032H) |
| PDU1032H-10MC5 | 5-BIT, ECL-INTERFACED PROGRAMMABLE DELAY LINE (SERIES PDU1032H) |
| PDU1032H-12C5 | 5-BIT, ECL-INTERFACED PROGRAMMABLE DELAY LINE (SERIES PDU1032H) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PDU1032HSERIES | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:5-BIT. ECL-INTERFACED PROGRAMMABLE DELAY LINE |
| PDU1064-.5 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Delay Line |
| PDU1064-.5C5 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Delay Line |
| PDU1064-.5M | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Delay Line |
| PDU1064-.5MC5 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Delay Line |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。