- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378048 > PEB2254-H (INFINEON TECHNOLOGIES AG) ICs for Communications PDF資料下載
參數(shù)資料
| 型號： | PEB2254-H |
| 廠商： | INFINEON TECHNOLOGIES AG |
| 英文描述： | ICs for Communications |
| 中文描述： | 通信集成電路 |
| 文件頁數(shù)： | 3/3頁 |
| 文件大小： | 16K |
| 代理商： | PEB2254-H |
Semiconductor Group
3
10.97
Framing and Line Interface Component for PCM 30 and
PCM 24
FALC54
PEB 2254
Addendum / Corrections 10.97 to the Data Sheet 11.96
Background to the Corruption of Received Data in the Digital Line Interface Mode
The following application information is provided to assist designers using the FALC54
family of parts.
This bulletin deals with external components connected to pin 3, REFR. Several
customers have observed “Corruption of Received Data in Digital Line Interface Mode”
as described in Errata Sheets V1.2 and V1.3.
As a result of the analysis of this problem the data corruption is eliminated by inclusion
of a small capacitor connected to pin #3. Other benefits accrue from the addition of this
external component as well.
Recommendations
Inclusion of the capacitor at pin 3 is optional for existing designs using FALC54 V1.2,
V1.3, V1.3R and V1.4 with analog inputs.
Siemens recommends inclusion of the capacitor at pin #3 for all existing V1.2, V1.3,
V1.3R and V1.4 designs which use the dual rail or optical interface.
Siemens recommends inclusion of the capacitor at pin #3 for all new FALC54 designs,
regardless of input mode, because of the benefits described below.
Implementation details
FALC54 V1.2, V1.3, V1.3R and V1.4
Please refer to pin #3, RFER, described on pages 13 and 152 of the Data Sheet 11.96.
1. In addition to the resistor, a capacitor should be connected as close as practical to pin
#3 of the FALC54. The other ends of these components should be connected to Vssr,
the analog ground, using short connections.
2. The capacitor should have a value between 680 and 5000 picofarads, inclusive.
3. This resistor controls a reference voltage used in the analog circuitry of the FALC54.
4. The capacitor filters the reference voltage which reduces the level sensitivity of the
analog transmit signals to variations of Vdd.
5. The capacitor improves the input jitter tolerance of the FALC54.
6. The capacitor filters noise at the digital or optical inputs, pins 2 and 4. This condition
is listed as “Corruption of Received Data in Digital Line Interface Mode” in errata sheets
V1.2 and V1.3.
相關PDF資料 |
PDF描述 |
|---|---|
| PEB2254-HV1.3 | AB 37C 37#16 PIN PLUG |
| PEB22554 | ICs for Communications |
| PEB22554-HT | POT 10K OHM 9MM HORZ PLA BUSHING |
| PEB2255 | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| PEB2256 | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
相關代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PEB2254-HV1.2 | 制造商:Siemens 功能描述:2254H-V1.2 |
| PEB2254-HV1.3 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:ICs for Communications |
| PEB2254HV1.3R | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| PEB2254H-V1.3R | 制造商:INFNON 功能描述: 制造商:Siemens 功能描述: |
| PEB2255 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:E1/T1/J1 Framer and Line Interface Component for Long and Short Haul Applications |
發(fā)布緊急采購，3分鐘左右您將得到回復。