- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369992 > PEEL18LV8ZP-15L Circular Connector; Body Material:Aluminum; Series:PT07; No. of Contacts:15; Connector Shell Size:14; Connecting Termination:Crimp; Circular Shell Style:Jam Nut Receptacle; Circular Contact Gender:Socket; Insert Arrangement:14-15 PDF資料下載
參數(shù)資料
| 型號(hào)： | PEEL18LV8ZP-15L |
| 元件分類： | 圓形連接器 |
| 英文描述： | Circular Connector; Body Material:Aluminum; Series:PT07; No. of Contacts:15; Connector Shell Size:14; Connecting Termination:Crimp; Circular Shell Style:Jam Nut Receptacle; Circular Contact Gender:Socket; Insert Arrangement:14-15 |
| 中文描述： | 的CMOS電可擦除可編程邏輯器件 |
| 文件頁數(shù)： | 1/10頁 |
| 文件大?。?/td> | 230K |
| 代理商： | PEEL18LV8ZP-15L |
PEEL 18LV8Z-15 / I-15
This datasheet contains new product information. Anachip Corp. reserves the rights to modify the product specification without notice. No liability is assumed as a result of the use of this product. No rights
under any patent accompany the sale of the product.
Rev. 1.0 Dec 16, 2004
1/10
CMOS Programmable Electrically Erasable Logic Device
Features
Low Voltage, Ultra Low Power Operation
- Vcc = 2.7 to 3.6 V
- Icc = 5 μA (typical) at standby
- Icc = 1.5 mA (typical) at 1 MHz
- Meets JEDEC LV Interface Spec (JEDSD8-A)
- 5 Volts tolerant inputs and I/O’s
CMOS Electrically Erasable Technology
- Superior factory testing
- Reprogrammable in plastic package
- Reduces retrofit and development costs
Application Versatility
- Replaces random logic
- Super set of standard PLDs
- Pin and JEDEC compatible with 16V8
- Ideal for battery powered systems
- Replaces expensive oscillators
Architectural Flexibility
- Enhanced architecture fits in more logic
- 113 product terms x 36 input AND array
- 10 inputs and 8 I/O pins
- 12 possible macrocell configurations
- Asynchronous clear, Synchronous preset
- Independent output enables
- Programmable clock; pin 1 or p-term
- Programmable clock polarity
- 20 Pin DIP/SOIC/TSSOP and PLCC
- Schmitt triggers on clock and data inputs
Schmitt Trigger Inputs
- Eliminates external Schmitt trigger devices
- Ideal for encoder designs
General Description
The PEEL18LV8Z is a Programmable Electrically Erasable
Logic (PEEL) SPLD (Simple Programmable Logic Device)
that operates over the supply voltage range of 2.7V-3.6V
and features ultra-low, automatic "zero" power-down
operation. The PEEL18LV8Z is logically and functionally
similar to Anachip's 5V PEEL18CV8 and PEEL18CV8Z.
The "zero power" (25
μ
A max. Icc) power-down mode
makes the PEEL18LV8Z ideal for a broad range of battery-
powered portable equipment applications, from hand-held
meters to PCMCIA modems. EE-reprogrammability
provides both the convenience of fast reprogramming for
product development and quick product personalization in
manufacturing, including Engineering Change Orders.
The
PEEL18CV8 include the addition of programmable clock
polarity, p-term clock, and Schmitt trigger input buffers on
all inputs, including the clock. Schmitt trigger inputs allow
direct input of slow or noisy signals.
differences
between
the
PEEL18LV8Z
and
Like the PEEL18CV8, the PEEL18LV8Z is a logical
superset of the industry standard PAL16V8 SPLD. The
PEEL18LV8Z provides additional architectural features that
allow more logic to be incorporated into the design.
Anachip's JEDEC file translator allows easy conversion of
existing 20 pin PLD designs to the PEEL18LV8Z
architecture
without
the
PEEL18LV8Z architecture allows it to replace over twenty
standard 20-pin DIP, SOIC, TSSOP and PLCC packages.
need
for
redesign.
The
DIP
I/CLK1
1
I
2
I
3
I
4
I
5
I
6
I
7
I
8
I
9
GND
10
11
I
12
I/O
V
CC
I/O
20
19
I/O
18
I/O
17
I/O
16
I/O
15
I/O
14
I/O
13
1
2
3
4
5
6
7
8
9
10
I/CLK1
I
I
I
I
I
I
I
I
GND
20
19
18
17
16
15
14
13
12
11
V
CC
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I
TSSOP
1
2
3
4
5
6
7
8
9
10
I/CLK1
I
I
I
I
I
I
I
I
GND
20
19
18
17
16
15
14
13
12
11
V
CC
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I
SOIC
4
I
5
I
6
I
7
I
8
I
9
I
10
G
11
I
12
I
13
I
I
2
I
1
I
V
19
I
PLCC-J
18
I/O
17
I/O
16
I/O
15
I/O
14
I/O
20
Figure 1 - Pin Configuration
CLK MUX (Optional)
a
Figure 2 - Block Diagram
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PEEL18LV8ZJ-15 | CMOS Programmable Electrically Erasable Logic Device |
| PEEL18LV8ZJ-15L | CMOS Programmable Electrically Erasable Logic Device |
| PEEL18LV8Z-15 | CMOS Programmable Electrically Erasable Logic Device |
| PEEL18LV8ZI-15 | CMOS Programmable Electrically Erasable Logic Device |
| PEEL18LV8ZT-15 | CMOS Programmable Electrically Erasable Logic Device |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PEEL18LV8ZP-25 | 功能描述:SPLD - 簡單可編程邏輯器件 10 INP 8 I/O 25ns RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池?cái)?shù)量:10 最大工作頻率:66 MHz 延遲時(shí)間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風(fēng)格:Through Hole 封裝 / 箱體:DIP-24 |
| PEEL18LV8ZP-25L | 功能描述:SPLD - 簡單可編程邏輯器件 10 Input 8 I/O 25ns RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池?cái)?shù)量:10 最大工作頻率:66 MHz 延遲時(shí)間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風(fēng)格:Through Hole 封裝 / 箱體:DIP-24 |
| PEEL18LV8ZP-35 | 制造商:ANACHIP 制造商全稱:Anachip Corp 功能描述:CMOS Programmable Electrically Erasable Logic Device |
| PEEL18LV8ZP-35L | 制造商:ANACHIP 制造商全稱:Anachip Corp 功能描述:CMOS Programmable Electrically Erasable Logic Device |
| PEEL18LV8ZPI-15 | 功能描述:SPLD - 簡單可編程邏輯器件 10 INP 8 I/O 15ns RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池?cái)?shù)量:10 最大工作頻率:66 MHz 延遲時(shí)間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風(fēng)格:Through Hole 封裝 / 箱體:DIP-24 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。