- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄369992 > PEELTM16CV8S-25 ASIC PDF資料下載
參數(shù)資料
| 型號(hào)： | PEELTM16CV8S-25 |
| 英文描述： | ASIC |
| 中文描述： | 專(zhuān)用集成電路 |
| 文件頁(yè)數(shù)： | 2/10頁(yè) |
| 文件大?。?/td> | 173K |
| 代理商： | PEELTM16CV8S-25 |
2
04-02-004I
PEEL
TM
16CV8
Functional Description
The PEEL
TM
16CV8 implements logic functions as sum-of- products
expressions in a programmable-AND/fixed-OR logic array. User-defined
functions are created by programmng the connections of input signals
into the array. User-configurable output structures in the formof macro-
cells further increase logic flexibility.
Architecture Overview
The PEEL
TM
16CV8 features ten dedicated input pins and eight I/O pins,
which allow a total of up to 16 inputs and 8 outputs for creating logic
functions. At the core of the device is a programmable electrically-eras-
able AND array which drives a fixed OR array. With this structure the
PEEL
TM
16CV8 can implement up to 8 sum-of-products logic expres-
sions.
Associated with each of the eight OR functions is a macrocell which can
be independently programmed to one of up to four different basic config-
urations. The programmable macrocells allow each I/O to create
sequential or combinatorial logic functions of active-high or active-low
polarity, while providing two possible feedback paths into the array.
Three different device modes, Simple, Complex, and Registered, sup-
port various user configurations. In Simple mode a macrocell can be
configured for combinatorial function with the output buffer permanently
enabled, or the output buffer can be disabled and the I/O pin used as a
dedicated input. In Complex mode a macrocell is configured for combi-
natorial function with the output buffer enable controlled by a product
term In Registered mode, a macrocell can be configured for registered
operation with the register clock and output buffer enable controlled
directly frompins, or can be configured for combinatorial function with
the output buffer enable controlled by a product term In most cases the
device mode is set automatically by the development software, based
on the features specified in the design.
The three device modes support designs created explicitly for the
PEEL
TM
16CV8, as well as designs created originally for popular PLD
devices such as the 16R4, 16R8, and 16L8. Table 1 shows the device
mode used to emulate the various PLDs. Design conversion into the
16CV8 is accommodated by JEDEC-to-JEDEC translators available
fromICT, as well as several programmers which can read the original
PLD JEDEC file and automatically programthe 16CV8 to performthe
same function.
AND/OR Logic Array
The programmable AND array of the PEEL
TM
16CV8 is formed by input
lines intersecting product terms. The input lines and product terms are
used as follows:
32 input lines:
-16 input lines carry the true and complement of the signals applied
to the 8 dedicated input pins
-16 additional lines carry the true and complement of 8 macrocell
feedback signals or inputs fromI/O pins or the clock/ OE pins
64 product terms:
-56 product terms (arranged in 8 groups of 7) formsum-of-product
functions for macrocell combinatorial or registered logic
-8 product terms (arranged 1 per macrocell) add an additional
product termfor macrocell sum-of-products functions or I/O pin
output enable control
At each input-line/product-termintersection there is an EEPROMmem-
ory cell which determnes whether or not there is a logical connection at
that intersection. Each product termis essentially a 32-input AND gate.
A product termwhich is connected to both the true and complement of
an input signal will always be FALSE and thus will not affect the OR
function that it drives. When all the connections on a product termare
opened, that termwill always be TRUE.
When programmng the PEEL
TM
16CV8, the device programmer first
performs a bulk erase to remove the previous pattern. The erase cycle
opens every logical connection in the array. The device is configured to
performthe user-defined function by programmng selected connections
in the AND array. (Note that PEEL
TM
device programmers automatically
programall of the connections on unused product terms so that they will
have no effect on the output function.
Table 1 : PEEL
TM
16CV8 Device Compatibility
PLD Architecture
Compatibility
PEEL
TM
16CV8
Device Mode
10H8
Simple
10L8
Simple
10P8
Simple
12H6
Simple
12L6
Simple
12P6
Simple
14H4
Simple
14L4
Simple
14P4
Simple
16H2
Simple
16HD8
Simple
16L2
Simple
16LD8
Simple
16P2
Simple
16H8
Complex
16L8
Complex
16P8
Complex
16R4
Registered
16R6
Registered
16R8
Registered
16RP4
Registered
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PEELTM16CV8T-25 | 140MHz Video Current Feedback Amplifier; Package: SO; No of Pins: 8; Temperature Range: 0°C to +70°C |
| PEF-03A-1500B | 100MHz Current Feedback Amplifier with DC Gain Control; Package: PDIP; No of Pins: 8; Temperature Range: 0°C to +70°C |
| PEF-03A-500B | Analog IC |
| PEF03A1000 | Consumer IC |
| PEF03A2000B | 100MHz Current Feedback Amplifier with DC Gain Control; Package: SO; No of Pins: 8; Temperature Range: 0°C to +70°C |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PEELTM16CV8T-25 | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:ASIC |
| P-EESB5 | 制造商:Panasonic Industrial Company 功能描述:SENSOR |
| PEF | 制造商:Infineon Technologies AG 功能描述: |
| PEF 20256 E V3.2-G | 功能描述:IC CTRLR INT 256CH 323-FCLBGA RoHS:是 類(lèi)別:集成電路 (IC) >> 接口 - 電信 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS 產(chǎn)品變化通告:Product Discontinuation 06/Feb/2012 標(biāo)準(zhǔn)包裝:750 系列:* |
| PEF 2026 T-P V1.1 | 功能描述:IC NETWORK TERMINATOR PDSO-20 RoHS:否 類(lèi)別:集成電路 (IC) >> 接口 - 電信 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS 產(chǎn)品變化通告:Product Discontinuation 06/Feb/2012 標(biāo)準(zhǔn)包裝:750 系列:* |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。