- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367962 > PI6C2305-1HW (Pericom Semiconductor Corp.) 3.3V Zero-Delay Buffer PDF資料下載
參數(shù)資料
| 型號： | PI6C2305-1HW |
| 廠商： | Pericom Semiconductor Corp. |
| 英文描述： | 3.3V Zero-Delay Buffer |
| 中文描述： | 3.3零延時緩沖器 |
| 文件頁數(shù)： | 1/6頁 |
| 文件大小： | 177K |
| 代理商： | PI6C2305-1HW |
1
PS9477A 06/06/00
Features
Zero-input-output propagation delay
350ps phase error
Multiple low-skew outputs
– Output-output skew less than 250ps
– Device-device skew less than 700ps
10 MHz to 100 MHz operating range
Low Jitter <200ps
High drive option (PI6C2305-1H)
3.3V operation
Commercial Operation: 0°C to +70°C
Industrial Operation: –40°C to +85°C
Package: Space-saving 8-pin, 150-mil SOIC package (W)
Description
Providing five low-skew clocks, the PI6C2305-1 is a 3.3V zero-delay
buffer designed to distribute clock signals in applications including
PC, workstation, datacom, telecom, and high-performance systems.
The PI6C2305-1 provides 5 copies of clocks that have less than
350ps propagation delay compared to a reference clock. The skew
among the output clock signals for PI6C2305-1 is less than 250ps.
When there are no rising edges on the REF input, the PI6C2305-1
enters a power-down state. In this mode, the PLL is off and all outputs
are three-stated. This results in less than 50μA of current draw.
Featuring faster rise and fall times, the PI6C2305-1H is the high-drive
version of the PI6C2305-1.
Block Diagram
Pin Configuration
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
PI6C2305-1
1
2
3
GND
4
CLK1
CLK0
V
DD
CLK3
8
7
6
5
REF
CLK2
CLK4
n
l
n
g
n
o
D
1
F
E
R
)
t
p
n
a
T
V
5
,
c
e
q
e
e
e
p
n
2
2
K
L
C
)
t
p
o
k
c
o
C
d
e
B
3
1
K
L
C
)
t
p
o
k
c
o
C
d
e
B
4
D
N
G
d
n
u
o
G
5
3
K
L
C
)
t
p
o
k
c
o
C
d
e
B
6
V
D
D
y
p
u
S
V
3
7
4
K
L
C
)
t
p
o
k
c
o
C
d
e
B
8
0
K
L
C
)
n
s
n
o
k
c
b
d
e
p
o
k
c
o
C
d
e
B
Pin Description
PLL
FBK
REF
CLK0
CLK1
CLK2
CLK3
CLK4
Notes:
1. Weak pull-down.
2. Weak pull-down
on all outputs.
8-Pin
W
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PI6C2305-1HWI | 3.3V Zero-Delay Buffer |
| PI6C2305-1W | 3.3V Zero-Delay Buffer |
| PI6C2305-1WI | 3.3V Zero-Delay Buffer |
| PI6C2401W | Phase-Locked Loop Clock Driver |
| PI6C2401WE | Phase-Locked Loop Clock Driver |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PI6C2305-1HWI | 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:3.3V Zero-Delay Buffer |
| PI6C2305-1W | 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:3.3V Zero-Delay Buffer |
| PI6C2305-1WI | 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:3.3V Zero-Delay Buffer |
| PI6C2305A-1WI | 制造商:Pericom Semiconductor Corporation 功能描述: |
| PI6C2308 | 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:3.3V Zero-Delay Buffer |
發(fā)布緊急采購，3分鐘左右您將得到回復。