- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368023 > PIC10F206 (Microchip Technology Inc.) 6-Pin, 8-Bit Flash Microcontrollers PDF資料下載
參數(shù)資料
| 型號(hào)： | PIC10F206 |
| 廠商： | Microchip Technology Inc. |
| 英文描述： | 6-Pin, 8-Bit Flash Microcontrollers |
| 中文描述： | 6引腳，8位閃存微控制器 |
| 文件頁(yè)數(shù)： | 59/86頁(yè) |
| 文件大?。?/td> | 620K |
| 代理商： | PIC10F206 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)當(dāng)前第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)
2005 Microchip Technology Inc.
Preliminary
DS41239B-page 57
PIC10F200/202/204/206
RETLW
Syntax:
Operands:
Operation:
Return with literal in W
[
label
] RETLW k
0
≤
k
≤
255
k
→
(W);
TOS
→
PC
None
The W register is loaded with the
eight-bit literal ‘k’. The program
counter is loaded from the top of
the stack (the return address). This
is a two-cycle instruction.
Status Affected:
Description:
RLF
Syntax:
Operands:
Rotate Left f through Carry
[
label
]
0
≤
f
≤
31
d
∈
[
0
,
1
]
See description below
C
The contents of register ‘f’ are
rotated one bit to the left through
the Carry flag. If ‘d’ is ‘
0
’, the result
is placed in the W register. If ‘d’ is
‘
1
’, the result is stored back in
register ‘f’.
RLF f,d
Operation:
Status Affected:
Description:
RRF
Syntax:
Operands:
Rotate Right f through Carry
[
label
] RRF f,d
0
≤
f
≤
31
d
∈
[
0
,
1
]
See description below
C
The contents of register ‘f’ are
rotated one bit to the right through
the Carry flag. If ‘d’ is ‘
0
’, the result
is placed in the W register. If ‘d’ is
‘
1
’, the result is placed back in
register ‘f’.
Operation:
Status Affected:
Description:
C
register ‘f’
C
register ‘f’
SLEEP
Syntax:
Enter SLEEP Mode
[
label
] SLEEP
None
00h
→
WDT;
0
→
WDT prescaler;
1
→
TO;
0
→
PD
TO, PD, RBWUF
Time-out Status bit (TO) is set. The
Power-down Status bit (PD) is
cleared.
RBWUF is unaffected.
The WDT and its prescaler are
cleared.
The processor is put into Sleep
mode with the oscillator stopped.
See
Section 9.9 “Power-Down
Mode (Sleep)”
for more details.
Operands:
Operation:
Status Affected:
Description:
SUBWF
Syntax:
Subtract W from f
[
label
] SUBWF f,d
0
≤
f
≤
31
d
∈
[
0
,
1
]
(f) – (W)
→ (
dest)
C, DC, Z
Subtract (2’s complement method)
the W register from register ‘f’. If ‘d’
is ‘
0
’, the result is stored in the W
register. If ‘d’ is ‘
1
’, the result is
stored back in register ‘f’.
Operands:
Operation:
Status Affected:
Description:
SWAPF
Syntax:
Operands:
Swap Nibbles in f
[
label
] SWAPF f,d
0
≤
f
≤
31
d
∈
[
0
,
1
]
(f<3:0>)
→
(dest<7:4>);
(f<7:4>)
→
(dest<3:0>)
None
The upper and lower nibbles of
register ‘f’ are exchanged. If ‘d’ is
‘
0
’, the result is placed in W
register. If ‘d’ is ‘
1
’, the result is
placed in register ‘f’.
Operation:
Status Affected:
Description:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。