參數(shù)資料
型號(hào): PIC12F1501T-I/MF
廠商: Microchip Technology
文件頁(yè)數(shù): 23/33頁(yè)
文件大小: 0K
描述: IC MCU 8BIT 1.75KB FLASH 8-DFN
標(biāo)準(zhǔn)包裝: 3,300
系列: PIC® 12F
核心處理器: PIC
芯體尺寸: 8-位
速度: 20MHz
外圍設(shè)備: 欠壓檢測(cè)/復(fù)位,POR,PWM,WDT
輸入/輸出數(shù): 5
程序存儲(chǔ)器容量: 1.75KB(1K x 14)
程序存儲(chǔ)器類型: 閃存
RAM 容量: 64 x 8
電壓 - 電源 (Vcc/Vdd): 2.3 V ~ 5.5 V
數(shù)據(jù)轉(zhuǎn)換器: A/D 4x10b
振蕩器型: 內(nèi)部
工作溫度: -40°C ~ 85°C
封裝/外殼: 8-VDFN 裸露焊盤
包裝: 帶卷 (TR)
PIC18F1220/1320
DS39605F-page 28
2007 Microchip Technology Inc.
3.4.4
EXIT TO IDLE MODE
An exit from a power managed Run mode to its
corresponding Idle mode is executed by setting the
IDLEN bit and executing a SLEEP instruction. The CPU
is halted at the beginning of the instruction following the
SLEEP
instruction. There are no changes to any of the
clock source status bits (OSTS, IOFS or T1RUN).
While the CPU is halted, the peripherals continue to be
clocked from the previously selected clock source.
3.4.5
EXIT TO SLEEP MODE
An exit from a power managed Run mode to Sleep
mode is executed by clearing the IDLEN and
SCS1:SCS0 bits and executing a SLEEP instruction.
The code is no different than the method used to invoke
Sleep mode from the normal operating (full power)
mode.
The primary clock and internal oscillator block are
disabled. The INTRC will continue to operate if the
WDT is enabled. The Timer1 oscillator will continue to
run, if enabled in the T1CON register (Register 12-1).
All clock source status bits are cleared (OSTS, IOFS
and T1RUN).
3.5
Wake from Power Managed Modes
An exit from any of the power managed modes is trig-
gered by an interrupt, a Reset or a WDT time-out. This
section discusses the triggers that cause exits from
power managed modes. The clocking subsystem
actions are discussed in each of the power managed
modes (see Sections 3.2 through 3.4).
Device behavior during Low-Power mode exits is
summarized in Table 3-3.
3.5.1
EXIT BY INTERRUPT
Any of the available interrupt sources can cause the
device to exit a power managed mode and resume full
power operation. To enable this functionality, an inter-
rupt source must be enabled by setting its enable bit in
one of the INTCON or PIE registers. The exit sequence
is initiated when the corresponding interrupt flag bit is
set. On all exits from Low-Power mode by interrupt,
code execution branches to the interrupt vector if the
GIE/GIEH bit (INTCON<7>) is set. Otherwise, code
execution continues or resumes without branching
Note:
If application code is timing sensitive, it
should wait for the OSTS bit to become set
before continuing. Use the interval during
the low-power exit sequence (before
OSTS is set) to perform timing insensitive
“housekeeping” tasks.
相關(guān)PDF資料
PDF描述
PIC12LF1501T-I/MC IC MCU 8BIT 1.75KB FLASH 8DFN
PIC12F1501T-I/MC IC MCU 8BIT 1.75KB FLASH 8DFN
PIC16LF1503T-I/SL IC MCU 8BIT 3.5KB FLASH 14SOIC
PIC16F1503T-I/SL IC MCU 8BIT 3.5KB FLASH 14SOIC
PIC12F519T-I/MC IC PIC MCU FLASH 1KX12 8DFN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PIC12F1501T-OMCQTP 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:8-Pin Flash, 8-Bit Microcontrollers
PIC12F1501T-OMCSQTP 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:8-Pin Flash, 8-Bit Microcontrollers
PIC12F1501T-OMFQTP 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:8-Pin Flash, 8-Bit Microcontrollers
PIC12F1501T-OMFSQTP 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:8-Pin Flash, 8-Bit Microcontrollers
PIC12F1501T-OMSQTP 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:8-Pin Flash, 8-Bit Microcontrollers