- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄3891 > PIC12F635-I/P (Microchip Technology)IC MCU FLASH 1KX14 8DIP PDF資料下載
參數(shù)資料
| 型號(hào)： | PIC12F635-I/P |
| 廠商： | Microchip Technology |
| 文件頁(yè)數(shù)： | 6/74頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC MCU FLASH 1KX14 8DIP |
| 產(chǎn)品培訓(xùn)模塊： | Asynchronous Stimulus 8-bit PIC® Microcontroller Portfolio |
| 標(biāo)準(zhǔn)包裝： | 60 |
| 系列： | PIC® 12F |
| 核心處理器： | PIC |
| 芯體尺寸： | 8-位 |
| 速度： | 20MHz |
| 外圍設(shè)備： | 欠壓檢測(cè)/復(fù)位，POR，WDT |
| 輸入/輸出數(shù)： | 5 |
| 程序存儲(chǔ)器容量： | 1.75KB（1K x 14） |
| 程序存儲(chǔ)器類型： | 閃存 |
| EEPROM 大小： | 128 x 8 |
| RAM 容量： | 64 x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 2 V ~ 5.5 V |
| 振蕩器型： | 內(nèi)部 |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 8-DIP（0.300"，7.62mm） |
| 包裝： | 管件 |
| 產(chǎn)品目錄頁(yè)面： | 637 (CN2011-ZH PDF) |
| 配用： | DM163029-ND - BOARD PICDEM FOR MECHATRONICS AC162057-ND - MPLAB ICD 2 HEADER 14DIP ACICE0201-ND - MPLABICE 8P 300 MIL ADAPTER AC124001-ND - MODULE SKT PROMATEII 8DIP/SOIC |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)當(dāng)前第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)
Micrel, Inc.
KSZ8841-PMQL
October 2007
14
M9999-100407-1.5
Functional Description
The KSZ8841-PMQL is a single chip Fast Ethernet MAC controller consisting of a 10/100 physical layer transceiver
(PHY), a MAC, and a PCI interface unit that controls the KSZ8841-PMQL via a 32 bit/33MHz PCI processor interface.
The KSZ8841-PMQL is fully compliant to the IEEE802.3u standard.
PCI Bus Interface Unit
PCI Bus Interface
The PCI Bus Interface implements PCI v2.2 bus protocols and configuration space. The KSZ8841-PMQL supports bus
master reads and writes to CPU memory, and CPU access to on-chip register space. When the CPU reads and writes
the configuration registers of the KSZ8841-PMQL, it is as a slave. So the KSZ8841-PMQL can be either a PCI bus
master or slave. The PCI Bus Interface is also responsible for managing the DMA interfaces and the host processors
access. Arbitration logic within the PCI Bus Interface unit accepts bus requests from the TXDMA logic and RXDMA
logic.
The PCI bus interface also manages interrupt generation for a host processor.
TXDMA Logic and TX Buffer Manager
The KSZ8841-PMQL supports a multi-frame, multi-fragment DMA gather process. Descriptors representing frames are
built and linked in system memory by a host processor. The TXDMA logic is responsible for transferring the multi-
fragment frame data from the host memory into the TX buffer.
The KSZ8841-PMQL uses 4K bytes of transmit data buffer between the TXDMA logic and transmit MAC. When the
TXDMA logic determines there is enough space available in the TX buffer, the TXDMA logic will move any pending
frame data into the TX buffer. The management mechanism depends on the transmit descriptor list.
RXDMA Logic and RX Buffer Manager
The KSZ8841-PMQL supports a multi-frame, multi-fragment DMA scatter process. Descriptors representing frames are
built and linked in system memory by the host processor. The RXDMA logic is responsible for transferring the frame
data from the RX buffer to the host memory.
The KSZ8841-PMQL uses 4K bytes of receive data buffer between the receive MAC and RXDMA logic. The
management mechanism depends on the receive descriptor list.
Power Management
Power down
The KSZ8841-PMQL features a port power-down mode. To save power, the user can power-down this port that is not
in use by setting bit 11 in either P1CR4 or P1MBCR register for this port. To bring the port back up, reset bit 11 in these
registers.
In addition, there is a full chip power-down mode by pulled-down the PWRDN pin 36. When this pin is pulled-down, the
entire chip powers down. Transitioning this pin from pull-down to pull-up results in a power up and chip reset.
Wake-on-LAN
Wake-up frame events are used to wake the system whenever meaningful data is presented to the system over the
network. Examples of meaningful data include the reception of a Magic Packet, a management request from a remote
administrator, or simply network traffic directly targeted to the local system. In all of these instances, the network device
is pre-programmed by the policy owner or other software with information on how to identify wake frames from other
network traffic.
A wake-up event is a request for hardware and/or software external to the network device to put the system into a
powered state (working).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PIC18LC858T-I/L | IC MCU OTP 16KX16 CAN 84PLCC |
| PIC16F722-I/SS | IC PIC MCU FLASH 2KX14 28-SSOP |
| PIC18C601T-I/L | IC MCU ROMLESS A/D PWM 68PLCC |
| PIC16C926T-I/L | IC MCU OTP 8KX14 LCD DVR 68PLCC |
| PIC12F683-I/SN | IC MCU FLASH 2KX14 8SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PIC12F635-IS | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:8/14-Pin, Flash-Based 8-Bit CMOS Microcontrollers with nanoWatt Technology |
| PIC12F635TE/MF | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:8/14-PIN FLASH-BASED, 8-BIT CMOS MICROCONTROLLERS WITH NANOWATT TECHNOLOGY |
| PIC12F635TE/MFQTP | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:8/14-PIN FLASH-BASED, 8-BIT CMOS MICROCONTROLLERS WITH NANOWATT TECHNOLOGY |
| PIC12F635TE/P | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:8/14-PIN FLASH-BASED, 8-BIT CMOS MICROCONTROLLERS WITH NANOWATT TECHNOLOGY |
| PIC12F635TE/PQTP | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:8/14-PIN FLASH-BASED, 8-BIT CMOS MICROCONTROLLERS WITH NANOWATT TECHNOLOGY |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。