<dl id="towu6"><strike id="towu6"><pre id="towu6"></pre></strike></dl>
<em id="towu6"><label id="towu6"></label></em><wbr id="towu6"><fieldset id="towu6"></fieldset></wbr>
<thead id="towu6"><xmp id="towu6">
  • 參數(shù)資料
    型號: PIC16C64A-10E/L
    廠商: Microchip Technology
    文件頁數(shù): 70/126頁
    文件大?。?/td> 0K
    描述: IC MCU OTP 2KX14 PWM 44PLCC
    標(biāo)準(zhǔn)包裝: 27
    系列: PIC® 16C
    核心處理器: PIC
    芯體尺寸: 8-位
    速度: 10MHz
    連通性: I²C,SPI
    外圍設(shè)備: 欠壓檢測/復(fù)位,POR,PWM,WDT
    輸入/輸出數(shù): 33
    程序存儲器容量: 3.5KB(2K x 14)
    程序存儲器類型: OTP
    RAM 容量: 128 x 8
    電壓 - 電源 (Vcc/Vdd): 4 V ~ 6 V
    振蕩器型: 外部
    工作溫度: -40°C ~ 125°C
    封裝/外殼: 44-LCC(J 形引線)
    包裝: 管件
    配用: 309-1040-ND - ADAPTER 44-PLCC ZIF TO 40-DIP
    309-1039-ND - ADAPTER 44-PLCC TO 40-DIP
    48
    AT90S/LS4433
    1042H–AVR–04/03
    Serial Peripheral
    Interface – SPI
    The Serial Peripheral Interface (SPI) allows high-speed synchronous data transfer
    between the AT90S4433 and peripheral devices or between several AVR devices. The
    AT90S4433 SPI features include the following:
    Full Duplex, Three-wire Synchronous Data Transfer
    Master or Slave Operation
    LSB First or MSB First Data Transfer
    Four Programmable Bit Rates
    End of Transmission Interrupt Flag
    Write Collision Flag Protection
    Wake-up from Idle Mode
    Figure 36. SPI Block Diagram
    The interconnection between Master and Slave CPUs with SPI is shown in Figure 37.
    The PB5(SCK) pin is the clock output in the Master mode and is the clock input in the
    Slave mode. Writing to the SPI Data Register of the Master CPU starts the SPI clock
    generator, and the data written shifts out of the PB3(MOSI) pin and into the PB3(MOSI)
    pin of the Slave CPU. After shifting one byte, the SPI clock generator stops, setting the
    end of Transmission Flag (SPIF). If the SPI Interrupt Enable bit (SPIE) in the SPCR
    Register is set, an interrupt is requested. The Slave Select input, PB2(SS), is set low to
    select an individual Slave SPI device. The two Shift Registers in the Master and the
    Slave can be considered as one distributed 16-bit circular Shift Register. This is shown
    in Figure 37. When data is shifted from the Master to the Slave, data is also shifted in
    the opposite direction, simultaneously. This means that during one shift cycle, data in
    the master and the slave are interchanged.
    相關(guān)PDF資料
    PDF描述
    VI-26V-IX-F2 CONVERTER MOD DC/DC 5.8V 75W
    PIC16C64A-04/PT IC MCU OTP 2KX14 PWM 44TQFP
    VI-26V-IX-F1 CONVERTER MOD DC/DC 5.8V 75W
    PIC16C64A-04I/PT IC MCU OTP 2KX14 PWM 44TQFP
    PIC16C64A-04E/PT IC MCU OTP 2KX14 PWM 44TQFP
    相關(guān)代理商/技術(shù)參數(shù)
    參數(shù)描述
    PIC16C64A-10I/L 功能描述:8位微控制器 -MCU 3.5KB 128 RAM 33 I/O RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
    PIC16C64A-10I/P 功能描述:8位微控制器 -MCU 3.5KB 128 RAM 33 I/O RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
    PIC16C64A-10I/PQ 功能描述:8位微控制器 -MCU 3.5KB 128 RAM 33 I/O RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
    PIC16C64A-10I/PT 功能描述:8位微控制器 -MCU 3.5KB 128 RAM 33 I/O RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
    PIC16C64A-20/L 功能描述:8位微控制器 -MCU 3.5KB 128 RAM 33 I/O RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
    <thead id="lqldk"><form id="lqldk"></form></thead>
    <thead id="lqldk"><noframes id="lqldk"></noframes></thead>
    <ins id="lqldk"></ins>
  • <small id="lqldk"><noframes id="lqldk"><ins id="lqldk"></ins>