- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄3821 > PIC16C66-04I/SP (Microchip Technology)IC MCU OTP 8KX14 PWM 28DIP PDF資料下載
參數(shù)資料
| 型號： | PIC16C66-04I/SP |
| 廠商： | Microchip Technology |
| 文件頁數(shù)： | 78/126頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC MCU OTP 8KX14 PWM 28DIP |
| 產(chǎn)品培訓(xùn)模塊： | Asynchronous Stimulus 8-bit PIC® Microcontroller Portfolio |
| 標(biāo)準(zhǔn)包裝： | 15 |
| 系列： | PIC® 16C |
| 核心處理器： | PIC |
| 芯體尺寸： | 8-位 |
| 速度： | 4MHz |
| 連通性： | I²C，SPI，UART/USART |
| 外圍設(shè)備： | 欠壓檢測/復(fù)位，POR，PWM，WDT |
| 輸入/輸出數(shù)： | 22 |
| 程序存儲器容量： | 14KB（8K x 14） |
| 程序存儲器類型： | OTP |
| RAM 容量： | 368 x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 4 V ~ 6 V |
| 振蕩器型： | 外部 |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 28-DIP（0.300"，7.62mm） |
| 包裝： | 管件 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁當(dāng)前第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁
55
AT90S/LS4433
1042H–AVR–04/03
The Receiver front-end logic samples the signal on the RXD pin at a frequency 16 times
the baud rate. While the line is idle, one single sample of logical “0” will be interpreted as
the falling edge of a start bit, and the start bit detection sequence is initiated. Let sample
1 denote the first zero-sample. Following the 1-to-0 transition, the Receiver samples the
RXD pin at samples 8, 9, and 10. If two or more of these three samples are found to be
logical “1”s, the start bit is rejected as a noise spike and the receiver starts looking for
the next 1-to-0 transition.
If, however, a valid start bit is detected, sampling of the data bits following the start bit is
performed. These bits are also sampled at samples 8, 9, and 10. The logical value found
in at least two of the three samples is taken as the bit value. All bits are shifted into the
transmitter Shift Register as they are sampled. Sampling of an incoming character is
shown in Figure 42.
Figure 42. Sampling Received Data
When the stop bit enters the receiver, the majority of the three samples must be one to
accept the stop bit. If two or more samples are logical “0”s, the Framing Error (FE) Flag
in the UART Control and Status Register A (UCSRA) is set. Before reading the UDR
Register, the user should always check the FE bit to detect Framing Errors.
Whether or not a valid stop bit is detected at the end of a character reception cycle, the
data is transferred to UDR and the RXC Flag in UCSRA is set. UDR is, in fact, two phys-
ically separate registers: one for Transmitted Data and one for Received Data. When
UDR is read, the Receive Data Register is accessed, and when UDR is written, the
Transmit Data Register is accessed. If 9-bit data word is selected (the CHR9 bit in the
UART Control and Status Register B, UCSRB is set), the RXB8 bit in UCSRB is loaded
with bit nine in the Transmit Shift Register when data is transferred to UDR.
If, after having received a character, the UDR Register has not been read since the last
receive, the OverRun (OR) Flag in UCSRB is set. This means that the last data byte
shifted into the Shift Register could not be transferred to UDR and has been lost. The
OR bit is buffered and is updated when the valid data byte in UDR is read. Thus, the
user should always check the OR bit after reading the UDR Register in order to detect
any overruns if the baud rate is high or CPU load is high.
When the RXEN bit in the UCSRB Register is cleared (zero), the receiver is disabled.
This means that the PD0 pin can be used as a general I/O pin. When RXEN is set, the
UART receiver will be connected to PD0, which is forced to be an input pin regardless of
the setting of the DDD0 bit in DDRD. When PD0 is forced to input by the UART, the
PORTD0 bit can still be used to control the pull-up resistor on the pin.
When the CHR9 bit in the UCSRB Register is set, transmitted and received characters
are nine bits long, plus start and stop bits. The ninth data bit to be transmitted is the
TXB8 bit in UCSRB Register. This bit must be set to the wanted value before a trans-
mission is initiated by writing to the UDR Register. The ninth data bit received is the
RXB8 bit in the UCSRB Register.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PIC16C64A-04/L | IC MCU OTP 2KX14 PWM 44PLCC |
| PIC18F4480-I/ML | IC PIC MCU FLASH 8KX16 44QFN |
| PIC16LC72-04/SS | IC MCU OTP 2KX14 A/D PWM 28SSOP |
| PIC24FJ128GB110-I/PT | IC PIC MCU FLASH 100TQFP |
| PIC16F877A-I/L | IC MCU FLASH 8KX14 EE 44PLCC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PIC16C66-10/S0 | 制造商:Microchip Technology Inc 功能描述: |
| PIC16C66-10/SO | 功能描述:8位微控制器 -MCU 14KB 368 RAM 22 I/O RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| PIC16C66-10/SO | 制造商:Microchip Technology Inc 功能描述:8BIT CMOS MCU SMD 16C66 SOIC28 |
| PIC16C66-10/SP | 功能描述:8位微控制器 -MCU 14KB 368 RAM 22 I/O RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| PIC16C66-10/SP | 制造商:Microchip Technology Inc 功能描述:IC 8BIT CMOS MCU 16C66 SDIL28 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。