參數(shù)資料
型號： PIC16F639-E/SS
廠商： Microchip Technology
文件頁數(shù)： 45/74頁
文件大?。?/td> 0K
描述： IC MCU FLASH 2KX14 20SSOP
標準包裝： 67
系列： PIC® 16F
核心處理器： PIC
芯體尺寸： 8-位
速度： 20MHz
外圍設備： 欠壓檢測/復位，LVD，POR，WDT
輸入/輸出數(shù)： 11
程序存儲器容量： 3.5KB（2K x 14）
程序存儲器類型： 閃存
RAM 容量： 128 x 8
電壓 - 電源 (Vcc/Vdd)： 2 V ~ 3.6 V
振蕩器型： 內(nèi)部
工作溫度： -40°C ~ 125°C
封裝/外殼： 20-SSOP（0.209"，5.30mm 寬）
包裝： 管件
配用： XLT20SS1-1-ND - SOCKET TRANSITION 20DIP 20SSOP
AC162066-ND - HEADER INTRFC MPLAB ICD2 20PIN
Micrel, Inc.
KSZ8841-PMQL
October 2007
5
M9999-100407-1.5
MAC DMA Transmit Start Command Register (MDTSC Offset 0x0008) ..................................................................... 38
MAC DMA Receive Start Command Register (MDRSC Offset 0x000C) ..................................................................... 39
Transmit Descriptor List Base Address Register (TDLB Offset 0x0010)...................................................................... 39
Receive Descriptor List Base Address Register (RDLB Offset 0x0014) ...................................................................... 39
MAC Multicast Table 0 Register (MTR0 Offset 0x0020) .............................................................................................. 39
MAC Multicast Table 1 Register (MTR1 Offset 0x0024) .............................................................................................. 40
Interrupt Enable Register (INTEN Offset 0x0028) ........................................................................................................ 40
Interrupt Status Register (INTST Offset 0x002C)......................................................................................................... 41
MAC Additional Station Address Low Register (MAAL0-15) ........................................................................................ 42
MAC Additional Station Address High Register (MAAH0-15)....................................................................................... 42
MAC/PHY and Control Registers ................................................................................................................................... 43
MAC Address Register Low (0x0200): MARL .............................................................................................................. 43
MAC Address Register Middle (0x0202): MARM ......................................................................................................... 44
MAC Address Register High (0x0204): MARH............................................................................................................. 44
On-Chip Bus Control Register (Offset 0x0210): OBCR................................................................................................ 44
EEPROM Control Register (Offset 0x0212): EEPCR................................................................................................... 44
Memory BIST Info Register (Offset 0x0214): MBIR ..................................................................................................... 45
Global Reset Register (Offset 0x0216): GRR............................................................................................................... 45
Power Management Capabilities Register (Offset 0x0218): PMCR............................................................................. 46
Wakeup Frame Control Register (Offset 0x021A): WFCR ........................................................................................... 47
Wakeup Frame 0 CRC0 Register (Offset 0x0220): WF0CRC0.................................................................................... 48
Wakeup Frame 0 CRC1 Register (Offset 0x0222): WF0CRC1.................................................................................... 48
Wakeup Frame 0 Byte Mask 0 Register (Offset 0x0224): WF0BM0............................................................................ 48
Wakeup Frame 0 Byte Mask 1 Register (Offset 0x0226): WF0BM1............................................................................ 48
Wakeup Frame 0 Byte Mask 2 Register (Offset 0x0228): WF0BM2............................................................................ 48
Wakeup Frame 0 Byte Mask 3 Register (Offset 0x022A): WF0BM3 ........................................................................... 49
Wakeup Frame 1 CRC0 Register (Offset 0x0230): WF1CRC0.................................................................................... 49
Wakeup Frame 1 CRC1 Register (Offset 0x0232): WF1CRC1.................................................................................... 49
Wakeup Frame 1 Byte Mask 0 Register (Offset 0x0234): WF1BM0............................................................................ 49
Wakeup Frame 1 Byte Mask 1 Register (Offset 0x0236): WF1BM1............................................................................ 49
Wakeup Frame 1 Byte Mask 2 Register (Offset 0x0238): WF1BM2............................................................................ 50
Wakeup Frame 1 Byte Mask 3 Register (Offset 0x023A): WF1BM3 ........................................................................... 50
Wakeup Frame 2 CRC0 Register (Offset 0x0240): WF2CRC0.................................................................................... 50
Wakeup Frame 2 CRC1 Register (Offset 0x0242): WF2CRC1.................................................................................... 50
Wakeup Frame 2 Byte Mask 0 Register (Offset 0x0244): WF2BM0............................................................................ 50
Wakeup Frame 2 Byte Mask 1 Register (Offset 0x0246): WF2BM1............................................................................ 51
Wakeup Frame 2 Byte Mask 2 Register (Offset 0x0248): WF2BM2............................................................................ 51
Wakeup Frame 2 Byte Mask 3 Register (Offset 0x024A): WF2BM3 ........................................................................... 51
Wakeup Frame 3 CRC0 Register (Offset 0x0250): WF3CRC0.................................................................................... 51
Wakeup Frame 3 CRC1 Register (Offset 0x0252): WF3CRC1.................................................................................... 51
Wakeup Frame 3 Byte Mask 0 Register (Offset 0x0254): WF3BM0............................................................................ 52
Wakeup Frame 3 Byte Mask 1 Register (Offset 0x0256): WF3BM1............................................................................ 52
Wakeup Frame 3 Byte Mask 2 Register (Offset 0x0258): WF3BM2............................................................................ 52
Wakeup Frame 3 Byte Mask 3 Register (Offset 0x025A): WF3BM3 ........................................................................... 52
Chip ID and Enable Register (Offset 0x0400): CIDER ................................................................................................. 52
Chip Global Control Register (Offset 0x040A): CGCR ................................................................................................. 53
Indirect Access Control Register (Offset 0x04A0): IACR ............................................................................................. 53
Indirect Access Data Register 1 (Offset 0x04A2): IADR1 ............................................................................................ 54
Indirect Access Data Register 2 (Offset 0x04A4): IADR2 ............................................................................................ 54
Indirect Access Data Register 3 (Offset 0x04A6): IADR3 ............................................................................................ 54
Indirect Access Data Register 4 (Offset 0x04A8): IADR4 ............................................................................................ 54
Indirect Access Data Register 5 (Offset 0x04AA): IADR5 ............................................................................................ 54
Reserved (Offset 0x04C0-0x04CF) .............................................................................................................................. 54
PHY 1 MII Register Basic Control Register (Offset 0x04D0): P1MBCR ...................................................................... 55
PHY 1 MII Register Basic Status Register (Offset 0x04D2): P1MBSR ........................................................................ 56
相關PDF資料
PDF描述
PIC18LF24K22-I/SS IC PIC MCU 16KB FLASH 28SSOP
PIC24F08KL402-I/ML IC MCU 16BIT 8KB FLASH 28-QFN
PIC24F08KL302-I/SP IC MCU 16BIT 8KB FLASH 28-SPDIP
PIC16LF1938-I/ML IC MCU 8BIT FLASH 28QFN
PIC24F08KL402-I/MQ IC MCU 16BIT 8KB FLASH 28-QFN
相關代理商/技術參數(shù)
參數(shù)描述
PIC16F639-I/P 功能描述:8位微控制器 -MCU 4kb 128 RAM 12 I/O RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT
PIC16F639-I/SO 功能描述:8位微控制器 -MCU 4kb 128 RAM 12 I/O RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT
PIC16F639-I/SS 功能描述:8位微控制器 -MCU 4kb 128 RAM 12 I/O RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT
PIC16F639-I/SS 制造商:Microchip Technology Inc 功能描述:8-Bit Microcontroller IC
PIC16F639T-I/SO 功能描述:8位微控制器 -MCU 4kb 128 RAM 12 I/O RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*