![](http://datasheet.mmic.net.cn/260000/PIC16F873A_datasheet_15942852/PIC16F873A_218.png)
PIC16F87XA
DS39582A-page 216
Advance Information
2001 Microchip Technology Inc.
U
USART
.............................................................................109
Address Detect Enable (ADDEN Bit)
.......................110
Asynchronous Mode
................................................113
Asynchronous Receive (9-bit Mode)
........................117
Asynchronous Receive with Address
Detect.
See
Asynchronous
Receive (9-bit Mode)..
Asynchronous Receiver
...........................................115
Asynchronous Reception
.........................................116
Asynchronous Transmitter
.......................................113
Baud Rate Generator (BRG)
....................................111
Baud Rate Formula
..........................................111
Baud Rates, Asynchronous Mode
(BRGH = 0)
......................................112
Baud Rates, Asynchronous Mode
(BRGH = 1)
......................................112
High Baud Rate Select (BRGH Bit)
..................109
Sampling
..........................................................111
Clock Source Select (CSRC Bit)
..............................109
Continuous Receive Enable (CREN Bit)
..................110
Framing Error (FERR Bit)
.........................................110
Mode Select (SYNC Bit)
...........................................109
Overrun Error (OERR Bit)
........................................110
Receive Data, 9th bit (RX9D Bit)
..............................110
Receive Enable, 9-bit (RX9 Bit)
...............................110
Serial Port Enable (SPEN Bit)
.......................... 109
,
110
Single Receive Enable (SREN Bit)
..........................110
Synchronous Master Mode
......................................119
Synchronous Master Reception
...............................121
Synchronous Master Transmission
..........................119
Synchronous Slave Mode
........................................122
Synchronous Slave Reception
.................................123
Synchronous Slave Transmit
...................................122
Transmit Data, 9th Bit (TX9D)
..................................109
Transmit Enable (TXEN Bit)
.....................................109
Transmit Enable, Nine-bit (TX9 Bit)
.........................109
Transmit Shift Register Status (TRMT Bit)
...............109
USART Synchronous Receive Requirements
..................191
V
V
DD
Pin
...........................................................................9
,
12
V
SS
Pin
...........................................................................9
,
12
W
Wake-up from SLEEP
...............................................141
,
154
Interrupts
...........................................................147
,
148
MCLR Reset
............................................................ 148
WDT Reset
.............................................................. 148
Wake-Up Using Interrupts
................................................ 154
Watchdog Timer
Register Summary
................................................... 153
Watchdog Timer (WDT)
............................................141
,
153
Enable (WDTE Bit)
.................................................. 153
Postscaler.
See
Postscaler, WDT
Programming Considerations
.................................. 153
RC Oscillator
............................................................ 153
Time-out Period
....................................................... 153
WDT Reset, Normal Operation
.................145
,
147
,
148
WDT Reset, SLEEP
..................................145
,
147
,
148
WCOL
...................................................................97
,
99
,
102
WCOL Status Flag
............................................................. 97
WWW, On-Line Support
...................................................... 4