![](http://datasheet.mmic.net.cn/Microchip-Technology/PIC16LF1847-I-ML_datasheet_99491/PIC16LF1847-I-ML_239.png)
8201, 8202, 8203, 8204 Acceleration Processor Data Sheet, DS-0157-05
Page 239
Exar Confidential
7.4.8
Link Control Register
The Link Control register controls PCI Express Link specific parameters.
Offset
x‘0080’
Field Name
Bits
Type
820x
Value
Description
Reserved
15:9
RO
0
Reserved.
EN_CLK_PWR_MAN
8RW0
Enable Clock Power Management.
This bit is hardwired to 0 as the 820x
device does not support Clock Power
Management.
EXT_SYNC
7RW0
Extended Synch.
This bit when set forces the
transmission of additional ordered sets
when exiting the L0s state and when in
the Recovery state.
This bit is not used by the 820x.
CLK_CFG
6RW
10
Common Clock Configuration.
This bit when set indicates that the
820x and the component at the
opposite end of this Link are operating
with a distributed common reference
clock.
RTN_LINK
5RW0
Retrain Link.
This field is not applicable and is
reserved for the 820x device.
LINK_DIS
4RW0
Link Disable.
This field is not applicable and is
reserved for the 820x device.
RCB
3RW0
Read Completion Boundary.
This bit is hardwired to 0 as the 820x
device does not support RCB.
Reserved
2
RO
0
Reserved.
ASPM_CTL[1:0]
1:0
RW
00
Active State Power Management
(ASPM) Control.
This field controls the level of ASPM
supported on the given PCI Express
Link.
820x supported values are:
00 = Disabled