![](http://datasheet.mmic.net.cn/260000/PIC18F242_datasheet_15942928/PIC18F242_307.png)
2001 Microchip Technology Inc.
Advance Information
DS39564A-page 305
PIC18FXX2
P
Packaging
........................................................................289
Parallel Slave Port (PSP)
............................................. 93
,
98
Associated Registers
.................................................99
Block Diagram
............................................................98
RE0/RD/AN5 Pin
.................................................. 97
,
98
RE1/WR/AN6 Pin
................................................. 97
,
98
RE2/CS/AN7 Pin
.................................................. 97
,
98
Read Waveforms
.......................................................99
Select (PSPMODE Bit)
........................................ 93
,
98
Timing Diagram
........................................................274
Write Waveforms
.......................................................98
PICDEM 1 Low Cost PICmicro
Demonstration Board
...............................................253
PICDEM 17 Demonstration Board
...................................254
PICDEM 2 Low Cost PIC16CXX
Demonstration Board
...............................................253
PICDEM 3 Low Cost PIC16CXXX
Demonstration Board
...............................................254
PICSTART Plus Entry Level
Development Programmer
.......................................253
PIE Registers
.....................................................................78
Pin Functions
MCLR/V
PP
............................................................ 10
,
13
OSC1/CLKI
................................................................10
OSC1/CLKIN
..............................................................13
OSC2/CLKO/RA6
......................................................10
OSC2/CLKOUT
..........................................................13
RA0/AN0
.............................................................. 10
,
13
RA1/AN1
.............................................................. 10
,
13
RA2/AN2/V
REF
-
..........................................................10
RA2/AN2/V
REF
-
..........................................................13
RA3/AN3/V
REF
+
................................................... 10
,
13
RA4/T0CKI
........................................................... 10
,
13
RA5/AN4/SS
..............................................................13
RA5/AN4/SS/LVDIN
...................................................10
RB0/INT
.....................................................................14
RB0/INT0
...................................................................11
RB1
............................................................................14
RB1/INT1
...................................................................11
RB2
............................................................................14
RB2/INT2
...................................................................11
RB3
............................................................................14
RB3/CCP2
.................................................................11
RB4
...................................................................... 11
,
14
RB5/PGM
............................................................. 11
,
14
RB6/PGC
............................................................. 11
,
14
RB7/PGD
............................................................. 11
,
14
RC0/T1OSO/T1CKI
............................................. 12
,
15
RC1/T1OSI/CCP2
................................................ 12
,
15
RC2/CCP1
........................................................... 12
,
15
RC3/SCK/SCL
..................................................... 12
,
15
RC4/SDI/SDA
...................................................... 12
,
15
RC5/SDO
............................................................. 12
,
15
RC6/TX/CK
.......................................................... 12
,
15
RC7/RX/DT
.......................................................... 12
,
15
RD0/PSP0
..................................................................16
RD1/PSP1
..................................................................16
RD2/PSP2
..................................................................16
RD3/PSP3
..................................................................16
RD4/PSP4
..................................................................16
RD5/PSP5
..................................................................16
RD6/PSP6
..................................................................16
RD7/PSP7
..................................................................16
RE0/RD/AN5
..............................................................16
RE1/WR/AN6
............................................................. 16
RE2/CS/AN7
.............................................................. 16
V
DD
.......................................................................12
,
16
V
SS
.......................................................................12
,
16
Pinout I/O Descriptions
PIC18F2X2
................................................................ 10
PIR Registers
..................................................................... 76
PLL Lock Time-out
............................................................. 26
Pointer, FSR
...................................................................... 50
POP
................................................................................. 238
POR.
See
Power-on Reset.
PORTA
Associated Registers
................................................. 87
Initialization
................................................................ 85
LATA Register
........................................................... 85
PORTA Register
........................................................ 85
RA3:RA0 and RA5 Port Pins
..................................... 85
RA4/T0CKI Pin
.......................................................... 86
RA6 Pin
..................................................................... 86
TRISA Register
.......................................................... 85
PORTB
Associated Registers
................................................. 90
Initialization
................................................................ 88
LATB Register
........................................................... 88
PORTB Register
........................................................ 88
RB0/INT Pin, External
................................................ 83
RB2:RB0 Port Pins
.................................................... 89
RB3 Pin
..................................................................... 89
RB7:RB4 Interrupt-on-Change Flag (RBIF Bit)
.......... 88
RB7:RB4 Port Pins
.................................................... 88
TRISB Register
.......................................................... 88
PORTC
Associated Registers
................................................. 92
Block Diagram (Peripheral Output Override)
............. 91
Initialization
...........................................................91
,
93
LATC Register
........................................................... 91
PORTC Register
........................................................ 91
RC3/SCK/SCL Pin
................................................... 137
RC7/RX/DT Pin
........................................................ 166
TRISC Register
...................................................91
,
163
PORTD
.............................................................................. 98
Associated Registers
................................................. 94
Block Diagram (I/O Mode)
......................................... 93
LATD Register
........................................................... 93
Parallel Slave Port (PSP) Function
............................ 93
PORTD Register
........................................................ 93
TRISD Register
.......................................................... 93
PORTE
Analog Port Pins
...................................................97
,
98
Associated Registers
................................................. 97
Block Diagram (I/O Mode)
......................................... 95
Initialization
................................................................ 95
LATE Register
........................................................... 95
PORTE Register
........................................................ 95
PSP Mode Select (PSPMODE Bit)
.......................93
,
98
RE0/RD/AN5 Pin
..................................................97
,
98
RE1/WR/AN6 Pin
..................................................97
,
98
RE2/CS/AN7 Pin
...................................................97
,
98
TRISE Register
.....................................................95
,
96
Postscaler, WDT
Assignment (PSA Bit)
.............................................. 103
Rate Select (T0PS2:T0PS0 Bits)
............................. 103
Switching Between Timer0 and WDT
...................... 103
Power-down Mode.
See
SLEEP.
Power-on Reset (POR)
...............................................26
,
193