![](http://datasheet.mmic.net.cn/260000/PIC18F4585-I_datasheet_15942932/PIC18F4585-I_471.png)
2004 Microchip Technology Inc.
Preliminary
DS39625B-page 469
PIC18F2585/2680/4585/4680
Data EEPROM Memory ...................................................105
Associated Registers ...............................................109
EEADR and EEADRH Registers .............................105
EECON1 and EECON2 Registers ...........................105
Operation During Code-Protect ...............................108
Protection Against Spurious Write ...........................108
Reading ....................................................................107
Using ........................................................................108
Write Verify ..............................................................107
Writing ......................................................................107
Data Memory .....................................................................67
Access Bank ..............................................................69
and the Extended Instruction Set ...............................91
Bank Select Register (BSR) .......................................67
General Purpose Registers ........................................69
Map for PIC18F2X8X/4X8X .......................................68
Special Function Registers ........................................70
DAW .................................................................................380
DC and AC Characteristics ..............................................453
DC Characteristics ...........................................................428
Power-Down and Supply Current ............................420
Supply Voltage .........................................................419
DCFSNZ ..........................................................................381
DECF ...............................................................................380
DECFSZ ...........................................................................381
Demonstration Boards
PICDEM 1 ................................................................414
PICDEM 17 ..............................................................415
PICDEM 18R ...........................................................415
PICDEM 2 Plus ........................................................414
PICDEM 3 ................................................................414
PICDEM 4 ................................................................414
PICDEM LIN ............................................................415
PICDEM USB ...........................................................415
PICDEM.net Internet/Ethernet .................................414
Development Support ......................................................411
Device Differences ...........................................................463
Device Overview ..................................................................7
Features (table) ............................................................9
New Core Features ......................................................7
Device Reset Timers ..........................................................45
Oscillator Start-up Timer (OST) .................................45
PLL Lock Time-out .....................................................45
Power-up Timer (PWRT) ...........................................45
Direct Addressing ...............................................................89
Disable Mode ...................................................................324
E
ECAN Module ..................................................................273
Baud Rate Setting ....................................................332
Bit Time Partitioning .................................................332
Bit Timing Configuration Registers ..........................338
Calculating T
Q
, Nominal Bit Rate and
Nominal Bit Time .............................................335
CAN Baud Rate Registers .......................................311
CAN Control and Status Registers ..........................275
CAN Controller Register Map ..................................319
CAN I/O Control Register .........................................314
CAN Interrupt Registers ...........................................315
CAN Interrupts .........................................................339
Acknowledge ...................................................341
Bus Activity Wake-up .......................................341
Bus-Off .............................................................341
Code Bits .........................................................340
Error .................................................................341
Message Error .................................................340
Receive ........................................................... 340
Receiver Bus Passive ...................................... 341
Receiver Overflow ........................................... 341
Receiver Warning ............................................ 341
Transmit ........................................................... 340
Transmitter Bus Passive .................................. 341
Transmitter Warning ........................................ 341
CAN Message Buffers ............................................. 326
Dedicated Receive .......................................... 326
Dedicated Transmit ......................................... 326
Programmable Auto-RTR ................................ 327
Programmable Transmit/Receive .................... 326
CAN Message Transmission ................................... 327
Aborting ........................................................... 327
Initiating ........................................................... 327
Priority ............................................................. 328
CAN Modes of Operation ........................................ 324
CAN Registers ......................................................... 275
Configuration Mode ................................................. 324
Dedicated CAN Receive Buffer Registers ............... 287
Dedicated CAN Transmit Buffer Registers .............. 282
Disable Mode ........................................................... 324
Error Detection ........................................................ 338
Acknowledge ................................................... 338
Bit .................................................................... 338
CRC ................................................................. 338
Error Modes and Counters .............................. 338
Error States ..................................................... 338
Form ................................................................ 338
Stuff Bit ............................................................ 338
Error Modes State (diagram) ................................... 339
Error Recognition Mode ........................................... 325
Filter-Mask Truth (table) .......................................... 330
Functional Modes .................................................... 325
Mode 0 (Legacy Mode) .................................... 325
Mode 1 (Enhanced Legacy Mode) .................. 325
Mode 2 (Enhanced FIFO Mode) ...................... 326
Information Processing Time (IPT) .......................... 335
Lengthening a Bit Period ......................................... 337
Listen Only Mode ..................................................... 325
Loopback Mode ....................................................... 325
Message Acceptance Filters and Masks ......... 302, 330
Message Acceptance Mask and
Filter Operation ................................................ 331
Message Reception ................................................. 329
Enhanced FIFO Mode ..................................... 330
Priority ............................................................. 329
Time-Stamping ................................................ 330
Normal Mode ........................................................... 324
Oscillator Tolerance ................................................. 337
Overview .................................................................. 273
Phase Buffer Segments ........................................... 335
Programmable TX/RX and Auto-RTR Buffers ......... 294
Programming Time Segments ................................. 337
Propagation Segment .............................................. 335
Sample Point ........................................................... 335
Shortening a Bit Period ............................................ 337
Synchronization ....................................................... 336
Hard ................................................................. 336
Resynchronization ........................................... 336
Rules ............................................................... 336
Synchronization Segment ........................................ 335
Time Quanta ............................................................ 335
Values for ICODE (table) ......................................... 340