
2002 Microchip Technology Inc.
Preliminary
DS41159B-page 343
PIC18FXX8
FIGURE 27-12:
EXAMPLE SPI MASTER MODE TIMING (CKE = 0)
TABLE 27-13: EXAMPLE SPI MODE REQUIREMENTS (MASTER MODE, CKE = 0)
SS
SCK
(CKP = 0)
SCK
(CKP = 1)
SDO
SDI
70
71
72
73
74
75, 76
78
79
80
79
78
MSb
LSb
Bit6 - - - - - -1
MSb In
LSb In
Bit6 - - - -1
Note:
Refer to Figure 27-4 for load conditions.
Param
No.
Symbol
Characteristic
Min
Max Units
Conditions
70
TssL2scH,
TssL2scL
TscH
SS
↓
to SCK
↓
or SCK
↑
input
T
CY
—
ns
71
71A
72
72A
73
SCK input high time
(Slave mode)
Continuous
Single Byte
Continuous
Single Byte
1.25 T
CY
+ 30
40
1.25 T
CY
+ 30
40
100
—
—
—
—
—
ns
ns
ns
ns
ns
(Note 1)
TscL
SCK input low time
(Slave mode)
(Note 1)
TdiV2scH,
TdiV2scL
T
B
2
B
Setup time of SDI data input to SCK edge
73A
Last clock edge of Byte1 to the 1st clock edge of
Byte2
Hold time of SDI data input to SCK edge
1.5 T
CY
+ 40
—
ns
(Note 2)
74
TscH2diL,
TscL2diL
TdoR
100
—
ns
75
SDO data output rise time
PIC18
F
XX8
PIC18
LF
XX8
—
—
—
—
—
—
—
—
25
45
25
25
45
25
50
100
ns
ns
ns
ns
ns
ns
ns
ns
76
78
TdoF
TscR
SDO data output fall time
SCK output rise time
(Master mode)
PIC18
F
XX8
PIC18
LF
XX8
79
80
TscF
TscH2doV,
TscL2doV
SCK output fall time (Master mode)
SDO data output valid after
SCK edge
PIC18
F
XX8
PIC18
LF
XX8
Note 1:
Requires the use of parameter # 73A.
2:
Only if parameter #’s 71A and 72A are used.