<rp id="sorw1"><kbd id="sorw1"></kbd></rp>
<table id="sorw1"><tbody id="sorw1"><sup id="sorw1"></sup></tbody></table>
  • 參數(shù)資料
    型號(hào): PIC18LF452-I/P
    廠商: Microchip Technology
    文件頁數(shù): 107/134頁
    文件大?。?/td> 0K
    描述: IC MCU FLASH 16KX16 A/D 40DIP
    產(chǎn)品培訓(xùn)模塊: Asynchronous Stimulus
    8-bit PIC® Microcontroller Portfolio
    標(biāo)準(zhǔn)包裝: 10
    系列: PIC® 18F
    核心處理器: PIC
    芯體尺寸: 8-位
    速度: 40MHz
    連通性: I²C,SPI,UART/USART
    外圍設(shè)備: 欠壓檢測(cè)/復(fù)位,LVD,POR,PWM,WDT
    輸入/輸出數(shù): 34
    程序存儲(chǔ)器容量: 32KB(16K x 16)
    程序存儲(chǔ)器類型: 閃存
    EEPROM 大?。?/td> 256 x 8
    RAM 容量: 1.5K x 8
    電壓 - 電源 (Vcc/Vdd): 2 V ~ 5.5 V
    數(shù)據(jù)轉(zhuǎn)換器: A/D 8x10b
    振蕩器型: 外部
    工作溫度: -40°C ~ 85°C
    封裝/外殼: 40-DIP(0.600",15.24mm)
    包裝: 管件
    PIC16C9XX
    DS30444E - page 74
    1997 Microchip Technology Inc.
    11.3.1
    SLAVE MODE
    In slave mode, the SCL and SDA pins must be cong-
    ured as inputs (TRISC<4:3> set). The SSP module will
    override the input state with the output data when
    required (slave-transmitter).
    When an address is matched or the data transfer after
    an address match is received, the hardware automati-
    cally will generate the acknowledge (ACK) pulse, and
    then load the SSPBUF register with the received value
    currently in the SSPSR register.
    There are certain conditions that will cause the SSP
    module not to give this ACK pulse. These are if either
    (or both):
    a)
    The buffer full bit BF (SSPSTAT<0>) was set
    before the transfer was received.
    b)
    The overow bit SSPOV (SSPCON<6>) was set
    before the transfer was received.
    In this case, the SSPSR register value is not loaded into
    the SSPBUF, but bit SSPIF (PIR1<3>) is set. Table 11-3
    shows what happens when a data transfer byte is
    received, given the status of bits BF and SSPOV. The
    shaded cells show the condition where user software
    did not properly clear the overow condition. Flag bit BF
    is cleared by reading the SSPBUF register while bit
    SSPOV is cleared through software.
    The SCL clock input must have a minimum high and
    low time for proper operation. The high and low times of
    the I2C specication as well as the requirement of the
    SSP module is shown in timing parameter #100 and
    parameter #101.
    11.3.1.1
    ADDRESSING
    Once the SSP module has been enabled, it waits for a
    START condition to occur. Following the START condi-
    tion, the 8-bits are shifted into the SSPSR register. All
    incoming bits are sampled with the rising edge of the
    clock (SCL) line. The value of register SSPSR<7:1> is
    compared to the value of the SSPADD register. The
    address is compared on the falling edge of the eighth
    clock (SCL) pulse. If the addresses match, and the BF
    and SSPOV bits are clear, the following events occur:
    a)
    The SSPSR register value is loaded into the
    SSPBUF register.
    b)
    The buffer full bit, BF is set.
    c)
    An ACK pulse is generated.
    d)
    SSP interrupt ag bit, SSPIF (PIR1<3>) is set
    (interrupt is generated if enabled) - on the falling
    edge of the ninth SCL pulse.
    In 10-bit address mode, two address bytes need to be
    received by the slave (Figure 11-10). The ve Most Sig-
    nicant bits (MSbs) of the rst address byte specify if
    this is a 10-bit address. Bit R/W (SSPSTAT<2>) must
    specify a write so the slave device will receive the sec-
    ond address byte. For a 10-bit address the rst byte
    would equal ‘1111 0 A9 A8 0’, where A9 and A8 are
    the two MSbs of the address. The sequence of events
    for a 10-bit address is as follows, with steps 7- 9 for
    slave-transmitter:
    1.
    Receive rst (high) byte of Address (bits SSPIF,
    BF, and bit UA (SSPSTAT<1>) are set).
    2.
    Update the SSPADD register with second (low)
    byte of Address (clears bit UA and releases the
    SCL line).
    3.
    Read the SSPBUF register (clears bit BF) and
    clear ag bit SSPIF.
    4.
    Receive second (low) byte of Address (bits
    SSPIF, BF, and UA are set).
    5.
    Update the SSPADD register with the rst (high)
    byte of Address, if match releases SCL line, this
    will clear bit UA.
    6.
    Read the SSPBUF register (clears bit BF) and
    clear ag bit SSPIF.
    7.
    Receive repeated START condition.
    8.
    Receive rst (high) byte of Address (bits SSPIF
    and BF are set).
    9.
    Read the SSPBUF register (clears bit BF) and
    clear ag bit SSPIF.
    TABLE 11-3: DATA TRANSFER RECEIVED BYTE ACTIONS
    Status Bits as Data
    Transfer is Received
    SSPSR
    SSPBUF
    Generate ACK
    Pulse
    Set bit SSPIF
    (SSP Interrupt occurs
    if enabled)
    BF
    SSPOV
    0
    Yes
    1
    0
    No
    Yes
    1
    No
    Yes
    0
    1
    No
    Yes
    相關(guān)PDF資料
    PDF描述
    PIC16C77-10/P IC MCU OTP 8KX14 A/D PWM 40DIP
    PIC16LC76-04I/SP IC MCU OTP 8KX14 A/D PWM 28DIP
    PIC18LF4220-I/PT IC MCU FLASH 2KX16 EEPROM 44TQFP
    91877-001LF HYBRID POWER INS-PASS THRU
    222191-5 CONN SOCKET 8POS STR GOLD
    相關(guān)代理商/技術(shù)參數(shù)
    參數(shù)描述
    PIC18LF452T-I/L 功能描述:8位微控制器 -MCU 32KB 1536 RAM 34I/O RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
    PIC18LF452T-I/ML 功能描述:8位微控制器 -MCU 32KB 1536 RAM 34I/O RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
    PIC18LF452T-I/PT 功能描述:8位微控制器 -MCU 32KB 1536 RAM 34I/O RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
    PIC18LF4539-I/ML 功能描述:8位微控制器 -MCU 24KB 1408 RAM 32I/O RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
    PIC18LF4539-I/P 功能描述:8位微控制器 -MCU 24KB 1408 RAM 32I/O RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT