![](http://datasheet.mmic.net.cn/Microchip-Technology/PIC32MX250F128D-I-ML_datasheet_99580/PIC32MX250F128D-I-ML_151.png)
2011-2012 Microchip Technology Inc.
Preliminary
DS61168D-page 151
PIC32MX1XX/2XX
12.0 TIMER1
This
family
of
PIC32
devices
features
one
synchronous/asynchronous 16-bit timer that can operate
as a free-running interval timer for various timing applica-
tions and counting external events. This timer can also
be used with the Low-Power Secondary Oscillator
(SOSC) for Real-Time Clock (RTC) applications. The
following modes are supported:
Synchronous Internal Timer
Synchronous Internal Gated Timer
Synchronous External Timer
Asynchronous External Timer
12.1
Additional Supported Features
Selectable clock prescaler
Timer operation during CPU Idle and Sleep mode
Fast bit manipulation using CLR, SET and INV
registers
Asynchronous mode can be used with the SOSC
to function as a Real-Time Clock (RTC)
FIGURE 12-1:
TIMER1 BLOCK DIAGRAM(1)
Note 1: This data sheet summarizes the features
of the PIC32MX1XX/2XX family of
devices. It is not intended to be a
comprehensive reference source. To
complement the information in this data
sheet, refer to Section 14. “Timers”
(DS61105)
in
the
“PIC32
Family
Reference Manual”, which is available
from
the
Microchip
web
site
2: Some registers and associated bits
described in this section may not be
available on all devices. Refer to
this data sheet for device-specific register
and bit information.
ON
Sync
SOSCI
SOSCO/T1CK
PR1
T1IF
Equal
16-bit Comparator
TMR1
Reset
SOSCEN
Event Flag
1
0
TSYNC
TGATE
PBCLK
1
0
TCS
Gate
Sync
TCKPS<1:0>
Prescaler
2
1, 8, 64, 256
x 1
1 0
0 0
Q
QD
Note 1: The default state of the SOSCEN bit (OSCCON<1>) during a device Reset is controlled by the
FSOSCEN bit in Configuration Word, DEVCFG1.